


UNIVERSITÀ DEGLI STUDI DI PAVIA

UNIVERSITÉ GRENOBLE ALPES



CHARACTERIZATION AND DESIGN OF
ARCHITECTURES FOR PHASE CHANGE MEMORIES
BASED ON ALTERNATIVE-TO-GST MATERIALS

Relatore:

Chiar.mo Prof. Guido TORELLI

Correlatore:

Ing. Fabien CLERMIDY

Tesi di Dottorato di:

Athanasios KIOUSELOGLOU

Anno Accademico 2014 – 2015

Contents

Contents	3
List of Figures	10
List of Tables	11
Acknowledgements	13
Introduction	1
1 Solid-State Memory Technologies	5
1.1 Solid-State Memories - An Overview	7
1.1.1 Static Random Access Memory - SRAM	11
1.1.2 Dynamic Random Access Memory - DRAM	12
1.1.3 Flash Memory	14
1.1.4 Magnetoresistive Random Access Memory - MRAM	19
1.1.5 Ferroelectric Random Access Memory - FeRAM	21
1.1.6 Resistive Random Access Memory - ReRAM	24
1.2 Phase Change Memory	28
1.2.1 Historical Background	28
1.2.2 Phase Change Materials	29
1.2.3 Operation Principle	32
1.2.4 The Crystalline Phase	34
1.2.5 The Amorphous Phase	36
1.2.6 Phase Change Memory Cell Architectures	41
1.2.7 Phase Change Memory Scaling	45
1.2.8 PCM Applications and Challenges	47
1.3 Summary of the Chapter	55
2 Performance Optimization of Phase Change Memory	57
2.1 Electrical Characterization of the PCM Cell	58
2.1.1 Main Electrical Parameters	58
2.1.2 Thermal Parameters	60
2.1.3 The Device	61
2.1.4 The Equipment	64
2.2 Phase Change Memory Reliability	65
2.2.1 Cycling Endurance	67
2.2.2 Data Disturbs	69

2.2.3	Data Retention	70
2.2.4	Resistance Drift	71
2.3	Phase Change Material Engineering	72
2.3.1	N-doped GST	73
2.3.2	C-doped GST	75
2.3.3	Ge-rich GST	78
2.4	Experimental results	80
2.4.1	Thermal Stability	81
2.4.2	Drift of the Low Resistance State	85
2.4.3	Crystallization Speed	88
2.5	The R-SET Pulse	90
2.6	Summary of the Chapter	94
3	Innovative PCM Circuit Design	97
3.1	The R-SET Pulse Generator	98
3.1.1	Circuit Operation	99
3.2	Pulse Generator for Optimized Temperature Profile	107
3.2.1	Voltage Controlled Temperature	107
3.2.2	PCB Implementation	108
3.2.3	On-Chip Implementation Design	112
3.3	Multilevel Cell Programming Circuit	119
3.3.1	MLC Programming Algorithm	119
3.3.2	Proposed Pulse Generator	123
3.3.3	Programmed Resistance Variation	125
3.4	Summary of the Chapter	126
4	On-Wafer Pulse Generator	129
4.1	Design Implementation	130
4.2	Post-Layout Simulations	142
4.2.1	Schematic vs. Post-Layout Simulations	145
4.3	Experimental Results	147
4.4	Summary of the Chapter	153
	Conclusions and Perspectives	155
	Author's Publications List	159
	Bibliography	161

List of Figures

1.1	Simplified Computer Memory Hierarchy	6
1.2	Memory Hierarchy of the future	8
1.3	Overview of semiconductor memory according to functional criteria.	9
1.4	Circuit schematic of a 6T SRAM cell	11
1.5	Schematic representation of a DRAM cell	13
1.6	DRAM cell array	13
1.7	Schematic cross section of a Flash memory cell	15
1.8	I-V curve of a Flash memory cell	15
1.9	Schematic representation of Flash memory organized in a NOR array configuration	16
1.10	Schematic representation of Flash memory organized in a NAND array configuration	17
1.11	1T1R MRAM cell	19
1.12	Schematic representation and cross section of a FeRAM cell	22
1.13	PZT atoms behavior upon application of an electric field	23
1.14	1T1R structure of HfO ₂ -based OxRAM	25
1.15	CBRAM switching mechanism	26
1.16	Ternary Ge-Sb-Te diagram	29
1.17	Resistivity vs. temperature measurement of GST	30
1.18	Resistivity vs. temperature measurement of GeTe	30
1.19	Schematic cross section of a PCM cell in the SET and in the RESET state	32
1.20	SET, RESET and read programming pulses	33
1.21	I-V curves for a PCM cell in the SET and the RESET state	34
1.22	Atomic configurations of crystalline, amorphous and recrystallized GST	37
1.23	Resistance as a function of time at room temperature for a GST-based PCM cell programmed in the RESET or the SET state	38
1.24	Drift coefficient as a function of GST resistance	38
1.25	Schematic cross section of a standard PCM device selected by a MOS-FET transistor	41
1.26	Lance-type PCM architecture	41
1.27	μ trench cell architecture	42
1.28	“Wall” cell architecture	42
1.29	Confined cell architecture	44
1.30	Biological neuron and synapse and equivalent circuit for a synaptic connection	52

1.31	Concept of iterative program-and-verify scheme for multilevel programming on PCM cells	53
1.32	Iterative programming concept using a sequence of adaptive write-and-verify steps	53
1.33	Distributions of four resistance levels by write-and-verify writing and normal writing	54
1.34	Distribution of programmed resistance levels for multilevel PCM using iterative write-and-verify	54
2.1	I-V curve of PCM programmed in the SET and in the RESET state	59
2.2	Setup used to characterize a PCM cell	62
2.3	Experimental R-I and I-V characteristics of a PCM cell	65
2.4	PCM cell endurance	68
2.5	Resistance vs. time behavior of a PCM cell programmed in the RESET state	71
2.6	Data retention failure rate as a function of time at multiple temperatures	71
2.7	Resistivity vs. temperature of GST and N-doped GST films	74
2.8	R-V curves of PCM cell based on GST+18%C for different voltage pulse widths	76
2.9	Resistivity vs. temperature measurements of GST and carbon-doped GST	76
2.10	RESET current for varying carbon content	77
2.11	Resistance evolution over time for devices based on GST, GST+5%C, GST+8%C and GST+15%C	77
2.12	Crystallization temperature of GST as function of Ge concentration .	79
2.13	RESET distributions for optimized and intermediate Ge-rich GST alloy before and after soldering reflow thermal treatment	79
2.14	SET-to-RESET characteristics of Ge-rich GST	81
2.15	Cycling endurance of GST+45%GST devices	81
2.16	Resistivity vs. temperature characteristics for doped and undoped Ge-rich materials	82
2.17	Crystallization temperature for doped and undoped Ge-rich GST . .	82
2.18	Resistivity of the crystalline phase for increasing Ge atomic content and carbon or nitrogen doping in Ge-rich GST alloys	82
2.19	Isochronal Annealing Steps Procedure at successively higher temperature for doped and undoped Ge-rich GST alloys	83
2.20	Soldering Reflow procedure applied to the HRS and the LRS of N-doped Ge-rich GST	84

2.21	Drift of various resistance levels for GST and GST+35%Ge at room temperature	85
2.22	Drift coefficient vs. programmed resistance for different reading voltages	86
2.23	Drift coefficient vs. programmed resistance value for different Ge-rich GST materials	87
2.24	Recrystallization cartographies for GST and Ge-rich GST materials when increasing the width and the fall time of the SET pulse	88
2.25	Evidence of the need for a specific current vs. time profile to achieve a stable Low Resistance State	89
2.26	Effects of the R-SET pulse (inset) on the programming curves of N-doped Ge-rich samples	91
2.27	R-SET pulse	91
2.28	Drift coefficient vs. programmed SET resistance for GST	92
2.29	Programmed SET resistance and corresponding drift coefficient obtained with an SCD sequence, a standard SET pulse and an R-SET pulse	93
3.1	R-SET pulse generator block diagram	100
3.2	Circuit schematic of the Time Reference Generator.	100
3.3	Linearly decreasing signal TIMEREF	101
3.4	Comparators Block	101
3.5	Schematic of the Logic Block	102
3.6	Input signals of the Logic Block	102
3.7	Output signals of the Logic Block	102
3.8	Circuit schematic of the SET pulse generator	103
3.9	SET pulse provided at the output of the SET pulse generator	104
3.10	Mixing Block.	104
3.11	standard R-SET pulse AND R-SET pulse with a abrupt fall slope	104
3.12	Simulated R-SET pulse sequence with an increasing SET pulse amplitude	105
3.13	Simulated R-SET pulse sequence with an increasing RESET pulse amplitude	105
3.14	Effect of reference voltages on the pulse characteristics of the R-SET sequence	106
3.15	Relationship between the voltage applied to the cell and the temperature increment developed in the active material	108
3.16	General idea of the desired pulse generator providing a non-linearly decreasing fall slope	109
3.17	Circuit schematic of the board fabricated to verify the functionality of the proposed pulse generation technique	110

3.18	Simulated output voltage pulse V_{OUT}	110
3.19	Measured output waveform generated under the control of pulse V_{ϕ}	111
3.20	Measured generated output pulse for different values of precharge voltage V_{PRE} , width of the phase pulse V_{ϕ} and reference voltage V_{REF}	112
3.21	Block diagram of the first circuit designed to generate the desired non-linearly decreasing voltage pulse	113
3.22	Circuit schematic of the first designed pulse generator	113
3.23	Simulated waveforms of the linearly decreasing voltage pulse and current through the drain of transistor M_4 (first design)	115
3.24	Simulated output of the first designed pulse generator	115
3.25	Circuit schematic of the second designed pulse generator	116
3.26	Circuit simulation of the second designed pulse generator	117
3.27	Layout of the second designed pulse generator	117
3.28	Post-layout simulations of output pulse V_{OUT} for different values of precharge voltage, trigger pulse width and bias current	118
3.29	Recrystallization cartographies of N-doped Ge-rich GST as a function of pulse width and pulse fall time	120
3.30	Programmed resistance as a function of programming current amplitude	121
3.31	Programmed resistance as a function of the programming current amplitude for different values of pulse width and pulse fall time	122
3.32	Circuit schematic of the proposed current pulse generator for MLC programming	123
3.33	Simulated programming current pulse waveforms for targeted resistance states	124
3.34	Simulated current amplitude and corresponding fall time variation of the pulses for the four target resistance states	125
3.35	Estimated variation of the programmed resistance for each resistance state	126
4.1	Metal layer schematic of BEOL layers and memory elements deposition	129
4.2	Layout instant, where the standard-sized cells are placed in a mirrored fashion	130
4.3	Block diagram of the on-wafer implementation of the R-SET pulse generator	131
4.4	Logic circuit that generates the signals for controlling the slope of signal $TIMEREF$	133
4.5	Circuit schematic of the block generating signal $TIMEREF$	133
4.6	Circuit schematic of the operational amplifier	134
4.7	Logic circuit that generates the signal for controlling the fall slope of the SET pulse	134

4.8	Circuit generating a SET pulse with a linearly decreasing falling edge	136
4.9	Schematic of the circuit that generates a voltage pulse providing a linear temperature decrease	136
4.10	Circuit schematic of the Mixing Block	137
4.11	Circuit schematic of the unity-gain buffer	137
4.12	Schematic of the 5 to 32 Address Decoder	138
4.13	Logic schematic of the Address Decoder Block	139
4.14	Reading subcircuit	140
4.15	Layout of the on-wafer pulse generator	140
4.16	Scribe lines of the on-wafer pulse generator	141
4.17	Classification of signals for the 25 pads	142
4.18	Layout of one scribe line	142
4.19	Post-layout simulations of signal TIMEREF	143
4.20	Post-layout simulations of SET pulses with linearly decreasing falling edge	143
4.21	Post-layout simulations of SET pulses with non-linearly decreasing falling edge	143
4.22	R-SET pulse sequences corresponding to different control signals SP_i	144
4.23	Schematic and post-layout simulations of signal TIMEREF	145
4.24	Schematic and post-layout simulations of the input signals of the Logic Block	146
4.25	Schematic and post-layout simulations of the output signals of the Logic Block	146
4.26	Schematic and post-layout simulations of the SET pulse with a linear voltage decrease	146
4.27	Schematic and post-layout simulations of the SET pulse with a strongly non-linear voltage decrease	146
4.28	Schematic and post-layout simulations of the R-SET pulse provided at the output of the Mixing Block	147
4.29	Schematic and post-layout simulations of the pulse generated at the output of the LDO Block	147
4.30	RESET pulse followed by a SET pulse measured at the output of the pulse generator	148
4.31	Circuit schematic used to simulate the load at the output of the pulse generator during experimental characterization	149
4.32	Measured and simulated RESET pulse rising and falling edge	149
4.33	Falling edges of the SET pulse for different values of control signals SP_i	150
4.34	Measured R-SET pulses with non-linear SET fall slope decrease	150
4.35	Measured RESET pulses generated with a constant reference voltage $V_{REF,1}$ and a varying voltage $V_{REF,2}$	151

4.36	Estimation of signals TIMEREF	152
4.37	Measured RESET pulses with varying amplitude	152
4.38	Measured SET pulses with varying amplitude	152

List of Tables

1.1	Stand-alone memory features in 2014	48
2.1	Material property and effect on PCM performance	73
4.1	Signals controlling the fall slope of signal TIMEREF and corresponding voltage slope values	132
4.2	Signals controlling the fall slope of the SET pulse and corresponding voltage slope values	135
4.3	Pad numbering and corresponding signals/supplies	141

Acknowledgements

I would like to thank my supervisor Luca Perniola for giving me the opportunity to work in CEA-LETI for the past three years. Having his trust and confidence pushed me and motivated me to work hard and thanks to him, I got the opportunity to work in a great environment, on a topic that I ended up loving. This period was one of the best periods of my life, making me better on a personal and a professional level, and this would have not been possible without him putting his trust in me.

I would also like to thank my thesis directors, Fabien Clermidy and Guido Torelli for their collaboration and their scientific input. Alessandro Cabrini, my tutor during my stay in Pavia, is another person I am feeling grateful towards, as well as Olivier Thomas, who guided me during my short collaboration with the memory design team of DACLE.

Besides my official supervisors, the biggest “thank you” should be given to my behind-the-scenes supervisor, dear friend and colleague, Gabriele Navarro. I’d like to thank him for always being next to me, not only professionally, but also personally. Always eager to help me and encourage me for the best, he transmitted his warmth and passion for what he was doing, what I ended up doing partially, and I am truly grateful I got to work by his side, learn so many things from him and get to know him on a personal level.

I also have to thank my friends for their support and the great time we had together. The old ones, Thilo and Natalija, who I was super lucky to end up working together and are like family to me, but also a bunch of new ones, I met in Grenoble and in Pavia, such as the always cheerful Cécile, one of a kind Daniele, my favorite intern Davide, my lawfully unwedded wife Erika, grumpy but so nice Giorgio, the one who always talked back Jérémy, kind-heartedness personified Hadi, best office mate I could ever imagine Julia, beloved Lorenzo who is getting married soon, la Parisienne Marinela, my very good and loyal friend Mouhamad, look-at-that-hair Sara and of course my Greek pregnant friend Yiota! Thank you all for stoically listening to my complaints and for always putting a smile on my face!

There are also so many colleagues I would like to thank for their collaboration, so hoping that I am not forgetting anyone, I would like to thank Martin, my fellow traveler since day one, Onofrio, Quentin, Thérèse, Thomas, Sarra, Boubacar, Adam D., Issam, Vincent, Loic, Alexia, Bastien, Adam M., Alex, Giuseppe and Mourad for our great talks and fun times.

I would also like to thank my colleagues from the electrical characterization lab, the people from the memory design team in DACLE, and the permanent staff from the memory components laboratory for their collaboration and their immediate availability every time I had questions. Last but not least, I would like to thank my

colleagues and the professors in the University in Pavia, who also gave me valuable input when I needed help during my stay there.

Finally, I would like to thank my family for their unconditional love and support.

Introduction

Context

Social scientists have reached the conclusion that we are living through an era in which “the generation of wealth, the exercise of power, and the creation of cultural codes came to depend on the technological capacity of societies and individuals, with information technologies as the core of this capacity” [1]. The way modern society handles information, strongly depends on the technological breakthroughs, which allowed us to process and store more information much faster than a few years ago.

The information revolution was made possible thanks to several technological improvements in fabrication techniques from one side and to the increased understanding of solid-state electronics mechanisms from the other side. The invention of the integrated circuit by J. Kilby in 1958 totally changed the world and the way we live on it, while the ability to place a large number of electronic devices on the same chip further allowed for the invention of the first personal computer in 1977. It was only a matter of time before the Internet became a free platform, gradually connecting all personal computers in the World Wide Web.

The exponential technological development of integrated circuits followed the well-known Moore’s law, which was fairly simple in its concept: according to Moore, the number of devices that can be integrated on a chip of fixed area would double every 12 months. This simple prediction (later amended to doubling the number of devices every 18 - 24 months) unleashed a powerful economic cycle of investment followed by enhanced products and innovative applications motivating even more investment. Moore’s Law has become a driving force behind dramatic reductions in unit cost over the past few decades for memory, enabling products of higher density and ultimately putting enormous amounts of memory in the hands of the consumer at reduced cost [2].

Semiconductor memory has always been an indispensable component of modern electronic systems. All familiar computing platforms, ranging from hand-held devices to large supercomputers, use storage systems for storing data temporarily or permanently, having reached TB of capacities in considerably less space and power consumption, yet maintaining a high speed [3].

The roots of memory technologies used in modern computing systems date back to early 1970’s, when the semiconductor industry was still in its nascent stage. These technologies include solid-state memories such as Static RAM (SRAM), Dynamic RAM (DRAM), and EPROM, as well as mechanical memories like tape and Hard Disk Drive (HDD).



From floppy disks and magnetic Hard Disk Drives to Flash memory cards and Solid-State Drives conventionally used nowadays, there has been a remarkable increase in the available memory capacity during the past years, enabling higher storage density at a much lower price.

The scalability of these memory technologies has been a key factor in the emergence of increasingly complex computing devices, however, the exponentially increasing demand for an enriched end-user experience and increased performance in mainstream computing applications is rendering these memory technologies obsolete. Driven by multi-core computing, virtualization, and processor integration trends, the global electronics and semiconductor industry has been feeling the need for next-generation main memory solutions that are capable of achieving high data rates, with the same or lower power dissipation levels as that of current advanced conventional memory solutions.

For non-volatile data storage, magnetic hard disk drives have been in use for over five decades. Nonetheless, since the arrival of portable electronic devices such as music players and mobile phones, Flash memory has been introduced into the information storage hierarchy between DRAM and HDD. Flash has become the dominant data storage device for mobile electronics. Even enterprise-scale computing systems and cloud data storage systems use Flash to complement the storage capabilities of HDD. Nevertheless, the integration limit of Flash memories is slowly approaching, and many new types of memory have been proposed to replace conventional Flash technology.

Emerging non-volatile memory technologies such as magnetic random access memory (MRAM), ferroelectric random access memory (FeRAM), resistive random access memory (ReRAM) and phase change memory (PCM) combine the speed of SRAM, the density of DRAM, and the non-volatility of Flash and therefore, are continuously being investigated since they demonstrate characteristics which are very attractive for future memory hierarchies [4].

PCM is considered the leading solution for the next NVM generation, demonstrating numerous advantages that make it competitive against established memory technologies, not only for stand-alone, but for embedded applications as well, and showing unique capabilities with respect to competing memory technologies. Thanks to its proven good scalability as well as easy integration in advanced CMOS nodes,

high-density memory demonstrators and even commercial products have made their appearance, while the combination of small cell size and good performance, offers Phase Change Memories the opportunity to be strongly considered for Storage Class Memory [5] operations, in addition to embedded non-volatile memory applications. Furthermore, as 3-D is becoming the new technological scaling paradigm, interesting pathways to realize 3-D PCM are explored [6].

Nevertheless, some performances should be further optimized. More specifically, for stand-alone applications, a reduction of the power consumption is necessary, while for embedded applications, the reliability of the technology has to be improved, as well as the high-temperature data retention. Reducing the programming current requires scaling of the active material volume, demanding new cell configurations or concepts, while the thermal stability of the technology can be improved by proper material engineering.

Thesis Presentation

This work focuses on the electrical characterization and the design of architectures for Phase Change Memory based on innovative materials, targeting device performance optimization. To this purpose, extensive electrical studies on state-of-the-art devices have been conducted in order to understand the benefits that are introduced by the use of novel materials. Additionally, novel programming techniques are investigated to deal with the problems emerging by the technology.

Chapter 1 is intended to give an overview of memory concepts that are widely used in present memory hierarchy or are under study and are going to replace existing memory technologies. Modern memory systems have requirements that cannot be met by a single memory technology, thus motivating the development of emerging device concepts that could potentially replace well-established players in the memory market. A standard memory hierarchy is presented and existing volatile and non-volatile memory technologies are introduced. At the end of the Chapter, Phase Change Memory is introduced and presented in depth. The main operation principle of the technology is discussed and the mechanisms leading to phase transition are explained. Some of the main issues of the technology, such as the resistivity drift are examined and potential applications for PCM are introduced.

Chapter 2 presents the electrical parameters of a PCM device, as well as the characterization setup used in order to perform the reliability analysis, along with the main reliability issues of PCM leading to the need for appropriate engineering of phase change material stoichiometry in order to improve the thermal stability of our devices. Some of the best data retention results reported in literature, in Ge-rich based devices fabricated in the framework of the collaboration with ST Microelectronics are presented. Thanks to a new programming technique, we demonstrate the

possibility to improve the programming speed of these devices and reduce the drift phenomenon that affects the resistance stability of PCM technology, in particular at high temperature, thus proving the suitability of this particular phase change material for embedded applications.

Chapter 3 focuses on the circuit design of architectures intended for optimized PCM operation. Starting from the innovative programming technique introduced in the previous Chapter, we present a pulse generator able to provide this kind of pulse sequence. A circuit capable of generating a linearly decreasing temperature profile, thus leading to an optimum device programming is also introduced. At the end of the Chapter a current pulse generator capable of providing pulses for programming the cell into multiple bits per cell is introduced and the programming algorithm enabling Multilevel Cell programming in PCM is also examined.

Chapter 4 is dedicated to the design approach that was followed to fabricate an on-wafer pulse generator. The analytical schematics of the circuit are presented as well as the physical layout of the designed circuit. Schematic simulations are compared to the simulations extracted from the finally laid-out circuit and the results are in very good agreement, thus confirming the validity of the followed approach. Finally, experimental results on silicon are provided, showing the functionality of the fabricated circuit and its potential to be used for testing purposes.

In the end, the general conclusions of this work are provided, summarizing the main results obtained and proposing perspectives for future research activity on this technology, taking into consideration the performance optimization of PCM technology introduced within the context of this study.

Solid-State Memory Technologies

An ideal memory system should be fast, cheap, persistent and big (highly dense). Until now, all memory technologies address only some of these characteristics. For instance, Static Random Access Memory (SRAM) is very fast but also expensive, has low density and is not persistent. Dynamic RAM (DRAM) is cheaper; however, it is slower and not persistent as well. Disks on the other hand, are cheap, highly dense and persistent, but are considerably slow. Flash memory lies somewhere between DRAM and disks: it is a non-volatile memory (NVM) with higher density than DRAM, but suffers from much higher latency.

Nowadays, research is moving along three main axes for embedded memory devices:

- a) scaling down the cell size of the memory cell;
- b) scaling down the operating voltage;
- c) increasing the density of stored bits (and consequently reducing the cost per bit) by using a Multilevel Cell (MLC) approach, which consists in storing more than one bits in a single cell.

Luckily, it is possible to design a memory system that satisfies all the above development trends in a single memory hierarchy. Such a hierarchy enables the creation of a system that features fast performance, high power efficiency and low cost. More specifically, this system can be implemented by a memory hierarchy consisting of many different memory levels, as shown in Fig. 1.1. Memories in the top levels of this hierarchy are faster and smaller, but have a higher cost, whereas memories in the bottom layers are progressively larger and cheaper, but feature considerably lower access speed.

In modern computing systems, a hierarchy of volatile and non-volatile data storage devices is used in order to achieve an optimal trade-off between cost and performance. On top of the hierarchy pyramid, we find the portion of the memory that is the closest to the processor core and requires frequent access (CPU registers and cache memory). For this reason, this portion requires the fastest operation speed possible, while it is also the most expensive due to the large chip area required.




Figure 1.1: Simplified Computer Memory Hierarchy.

Other levels in the memory hierarchy are optimized for storage capacity and speed. For example, physical memory, which is usually indicated simply as “Memory”, is used by the central processing unit (CPU) to store the results of computation, which are ready to be (partly) transferred to the logic memory when further computation steps are needed. The program/erase time of this memory, which is usually implemented as a DRAM is around 10 ns, while its cost per bit is reduced with respect to logic memory, allowing for larger memory capability. DRAM and cache memory can be classified as volatile memories, since data stored in them is lost once the power supply is switched off.

Finally, the bottom of the pyramid consists of non-volatile memory, which allows permanently storing the large volume of bits defining the PC software, together with the results of computation and personal data. This kind of memory shows longer write/erase time, ranging from few tens of μs to few ms and a rather low cost per bit, with memory capacity that can reach hundreds of GB.

Currently, DRAM and hard disk drives (HDD’s) are responsible for 40% of the total server power consumption, while this percentage rises up to 70% in portable devices. This means that a high-performance, high-density, low-power consumption and low-cost NVM technology whose access time falls between that of an HDD and the dynamic memory located near the processor would significantly improve overall system performance. Future green IT applications will then need both better performance and lower power consumption in order to allow for a sustainable technological development.

One important aspect that also needs to be taken into account when discussing the future perspectives of memory market, is the rapid growth of data centers for

cloud computing. Generally, cloud storage can provide users with immediate access to a broad range of resources, also serving as a natural disaster-proof backup solution. The cloud computing market is predicted to see an explosive growth from a 41 billion \$ market in 2011 to a 241 billion \$ market in 2020. One of the key technical bottlenecks of this novel system architecture is expected to be its storage capacity. It is for this reason that a fast, cheap and reliable non-volatile memory technology will be one of the most important success factors for semiconductor companies in the near future. The main factor that will enable such changes will also be the ability to optimize energy consumption of both giant, concentrated databases and small, distributed portable devices.

To sustain the continuous scaling and thus be able to appear competitive in the future, conventionally used memory devices may be obliged to undergo revolutionary changes, since some of the limitations within each type of memory are becoming more and more evident. Several emerging memory concepts are introduced, aiming to go beyond those limitations and potentially replace all or most of the existing semiconductor memory technologies and become a “Universal Memory” [7]. The benefit of implementing such a device would be the control of an enormous market, which has expanded from computer applications to all kinds of consumer electronic products [8].

In this Chapter, we introduce the reasons why memory plays a key role in modern computing systems. Thanks to the memory hierarchy used in present-day computer architectures, we highlight the main requirements and specifications for different memory technologies and present well-known memory technologies such as SRAM, DRAM and Flash Memory, before moving on to emerging memory concepts. Among the wide range of next generation memory devices covered in this Chapter, we study the basic operation principles of Magnetoresistive Random-Access Memory (MRAM), Ferroelectric RAM (FeRAM), Resistive Random-Access Memory (ReRAM) and Phase Change Memory (PCM). PCM is the focus of this work; therefore, its behavior and performance are thoroughly examined.

1.1 Solid-State Memories - An Overview

Solid-state memories are a category of devices that have been developed in parallel with logic computing. SRAM (Static Random Access Memory) and DRAM (Dynamic Random Access Memory) are the oldest semiconductor memories introduced at the end of the 60's. Their main advantage is their fast access time, however, they are volatile memories. This means that the information can be maintained only through continuous refresh and is lost when the power supply is switched off.




Figure 1.2: Memory Hierarchy of the future aiming at power reduction. Lower latency and lower power consumption will be obtained by a flattened system architecture including granular non-volatile memory already at the back end of line (BEOL) stage.

The non-volatile memory concept has been pursued in order to electrically write/erase the information and to maintain it without power consumption typically for a period of (at least) ten years.

Flash memory can be seen as a conjunction of the three main “memory families”, i.e. DRAM, Read Only Memory (ROM) and Electrically Erasable Programmable Read Only Memory (EEPROM) [9]. What should be noted is that all of these memory types are still in use today, but none of them completely fulfills the properties of the others. The two most successful families in terms of revenue are DRAM and Flash memory, hereinafter often referred to as Flash.

Different categories of memories are used complementarily in computing applications and several kinds of memories are used together. Emerging memory concepts stem from this desire of merging several categories, thus creating a “Universal memory” that could replace all other memories and simplify system integration.

However, history shows that new successful memory concepts have rather been used in complement with existing others, moving the frontier between the categories rather than completely replacing one kind. The present memory hierarchy is obliged to undergo major changes, flattening its architecture in order to achieve lower latency and higher power efficiency, making use of existing memory technologies (Fig. 1.2). However, this evolution might take some time. DRAM did not replace SRAM, Hard Disk did not replace Tape and Flash did not replace Hard Disk. Nevertheless, the need for fast access prevents the use of any mechanical component and requires the use of solid-state memory. In this quest, few memory concepts exist that could be introduced in the next decade.

In terms of functional criteria, existing silicon-based semiconductor memories can be categorized into two main groups: volatile and non-volatile (Fig. 1.3). On the one hand, in volatile memories, the information eventually fades when power supply is turned off, unless the devices used to store data are periodically refreshed. On the other hand, non-volatile memories retain stored information even when power supply is turned off. Volatile memories, such as SRAM and DRAM, need voltage supply to




Figure 1.3: Overview of the semiconductor memory classification according to their functional criteria.

maintain their information, whereas non-volatile memories, namely Flash memories, are able to hold their information without any power supply. DRAM, SRAM and Flash are today's dominant solid-state memory technologies and have been around for a long time. Among them, Flash is the most recently introduced [10].

SRAM is built in CMOS technology with six transistors per cell, while DRAM is built using one transistor and one capacitor per cell, which allows much higher density and lower cost per bit. Flash memory works with a Floating Gate (FG) component.

DRAM has an advantage over SRAM of only needing one MOSFET with a capacitor. Moreover, it is also cheap to produce, as well as less power consuming when compared to SRAM, but demonstrates lower speed. SRAM is faster and easy to control. Nevertheless, SRAM needs many transistors (is thus expensive) and is more power consuming than DRAM.

Volatile memories consist mostly of DRAM, which can be further classified into SDRAM. The market for DRAM devices exceeds the market for SRAM devices by far, although a small amount of SRAM devices is used in almost all logic and memory chips. Forthcoming volatile memory technologies that hope to replace or compete with SRAM and DRAM include Zero-capacitor Random Access Memory (Z-RAM), Twin-Transistor Random Access Memory (TTRAM), Advanced Random Access Memory (A-RAM) and ETA RAM [11]. In the industry, new universal and stable memory technologies will make their appearance as real contenders to displace either or both Flash and DRAM.

Flash memory does not require power to store information but is slower than SRAM and DRAM. This memory technology can be further divided into two cate-

gories: NOR Flash, characterized by word programming granularity and large cell size and NAND Flash, characterized by page programming and small cell size.

Today, non-volatile memories are highly reliable and can be programmed by using a simple microcomputer. Among them, emerging non-volatile memories and especially Flash, have been the fastest growing segment of the semiconductor market during the last 10 years. There are mainly five types of non-volatile memory technology: Flash memory, magnetic random access memory (MRAM), ferroelectric random access memory (FeRAM), oxide based resistive random access memory (ReRAM) and phase change memory (PCM).

MRAM is an NVM technology, where data is not stored in an electric charge flow, but by magnetic storage elements. Spin Transfer Torque (STT-RAM) is an MRAM (non-volatile) but with better scalability over traditional MRAM. FeRAM is a random access memory similar in construction to DRAM but uses a ferroelectric layer instead of a dielectric layer to achieve non-volatility. ReRAM is a non-volatile memory that bases its operation on a dielectric, normally insulating, which is made to conduct through a filament or conduction path formed after the application of a sufficiently high voltage. Arguably, this is a memristor technology and should be considered as a potentially strong candidate to challenge NAND Flash.

Finally, PCM is a non-volatile random-access memory, based on a reversible phase transition between the amorphous and the crystalline state of a chalcogenide (a material that has been used to manufacture read/writable compact disks, CD-RW's, and digital versatile disks, DVD's), which is accomplished by heating and cooling of this material.

An ideal memory device, or a so-called "Universal memory", should be able to simultaneously satisfy at least three requirements: high speed, high density and non-volatility (retention). Up until now, such a memory device has not been developed. The floating gate non-volatile semiconductor memory has high density and retention, but its program/erase speed is low. DRAM has high speed (access time of approximately 10 ns) and high density, but it is volatile. In contrast, SRAM has very high speed (access time of hundreds of ps), but its application range is limited due to its very low density and volatility.

Researchers are in inspiring search of novel non-volatile memories, which will successfully lead to the realization and commercialization of the "Universal memory". Among these emerging concepts, it is expected that PCM will have better scalability than other emerging technologies. Additionally, MRAM, FeRAM and PCM are in commercial production but still remain limited to niche applications and are many years away from competing for industry adoption [12].

1.1.1 Static Random Access Memory - SRAM

Cache memory is employed to store frequently used information and can be placed at several layers of the computer architecture, but probably the most important layer is processor cache. The speed of the cache is typically inversely proportional to its size. This means that processor cache memory needs to be very fast and small in order to save search time.

The technology that best matches this basic set of requirements is Static Random Access Memory. SRAM is a high-performance semiconductor memory, which is designed using standard CMOS transistors arranged as an addressable latch. As a memory technology, SRAM is the fastest memory in the modern hierarchy, but it requires significant area to implement.

An SRAM cell is generally used for instruction registers and as cache memory in modern processors, because these elements store data that is needed and handled immediately by the CPU. Delay in this data constitutes a direct delay in instruction processing, so SRAM must be used for this function to ensure reasonable processor performance.

The schematic of a typical SRAM cell is shown in Fig. 1.4. The cell consists of six transistors, configured as a gated latch. Transistor pairs M_3 - M_1 and M_4 - M_2 form two cross-coupled CMOS inverters (i.e. the input of the first inverter is connected to the output of the second inverter and vice-versa), thus giving rise to a simple latch. This latch is then gated by transistors M_5 and M_6 .

SRAM is a true random access memory where both the Word Line (WL) and Bit Line (BL) are accessed to address a single element. The WL is connected to the gates of the two access transistors, while the BL's are connected to the drains/sources of M_5 and M_6 . This SRAM cell requires two complementary BL signals to write




Figure 1.4: Circuit schematic of a 6T SRAM cell.

the cell. When the WL is high, the cell simply receives the high-low or low-high configuration provided by the BL, which is then latched when the WL goes low.

In modern memory systems, the contribution of the inverter gate delay to the write access time is generally less than 1 ns. In an actual SRAM, read and write speed also depends on the distance of the memory from the arithmetic logic unit and the time involved in the array control electronics. An SRAM array is generally integrated on the same CPU chip, which performs logic operations and thus maintains a fast access time even at system level (in contrast to DRAM).

For instance, when used as a register, which is as close as possible to logic computation, SRAM latency is less than 1 ns. When used as a cache, SRAM latency at system level ranges from 1 to 20 ns. Furthermore, high speed in SRAM is enabled by direct integration with CMOS processor logic but this is also a reason why the maximum capacity of SRAM is limited. Considering that a state-of-the-art microprocessor might have up to one billion transistors on a single chip and each SRAM cell requires six transistors, as described above, we can assume that if all transistors on the chip were used as SRAM cells, the chip itself could only constitute a memory of a few hundred Mbit, or less than 30 MB of SRAM. This is the reason why typical modern CPU's only have several MB of SRAM and, hence, application memory heavily relies on DRAM.

1.1.2 Dynamic Random Access Memory - DRAM

While some of the most frequently used data are kept in cache in order to lower access time, most of the memory addressing space used by a program is usually stored in the main memory. Main memories have to be big enough to hold most of the data needed by a program and can be slower than cache, since the most frequently used data are already being cached. Since more capacity is needed, the cost-per-bit of the main memory also needs to be lower than in the case of cache. These requirements can be satisfied by Dynamic Random Access Memory.

DRAM is a type of memory that stores each bit of data in a capacitor within an integrated circuit (Fig. 1.5). The capacitor can be either charged or discharged. These two capacitor states are used to represent two logic values, referred to as "1" and "0". Since p-n junctions and even transistors in their OFF state are affected by a small leakage current, the capacitors may slowly discharge and the information stored in the memory cell will eventually fade, unless the capacitor charge is periodically refreshed. Because of this refresh requirement, DRAM is a dynamic memory.

DRAM is usually arranged in a rectangular array of charge storage cells that consist of one capacitor and one transistor per data bit. A simple example of a four-by-four cell matrix can be seen in Fig. 1.6. As in the case of SRAM, the horizontal




Figure 1.5: Schematic representations of a DRAM cell. Data is stored in a capacitor that can be either charged or discharged, representing two logic values, namely “1” and “0”.

lines connecting each row of cells are known as Word Lines, whereas the vertical lines, which are connected to the cells belonging to the same column, are referred to as Bit Lines.

Each cell is addressed by selecting the corresponding WL and BL. In order to read a cell, its respective WL is driven high, thus connecting the storage capacitor to the selected BL: the ensuing voltage variation on the BL allows the contents of the cell to be sensed. However, this operation destroys the data of the cell, due to the huge difference between the small storage capacitance and the heavy BL capacitance. It should be also pointed out that, when reading a cell in a given row,




Figure 1.6: Array of DRAM cells consisting of one capacitor and one transistor per cell.

all the cells in the same row are also connected to their respective BL's and, hence, their data are destroyed. For this reason, all the cells of the addressed WL are read and are then written back to the level corresponding to the sensed data. This approach is also followed to refresh a DRAM: all WL's are sequentially accessed in order to read all the associated cells and then re-write them.

In order to store data in a cell, its respective WL is driven high and its respective BL is driven to the desired value (high or low). The BL is held at the desired value even when the WL voltage is removed. While performing a write operation on a particular cell, all the columns in the selected row are sensed simultaneously and are then re-written to the level corresponding to the sensed data.

Unlike SRAM, DRAM exhibits structural simplicity [13]. Only one transistor and one capacitor are required to store information for one bit. This allows DRAM to reach very high densities when compared to SRAM, where six transistors are needed for the same amount of information. The transistors and capacitors used are extremely small; billions can fit on a single memory chip. However, despite its numerous advantages, DRAM is a volatile memory, i.e. it is incapable of retaining its data once power supply is removed, and its operation speed is lower than that of SRAM.

Despite the fact that DRAM has been able to double its capacity every two years, its latency does not follow an equally impressive improvement. Moreover, DRAM technology is bound to hit a density wall, which will eventually result in its replacement by emerging memory technologies, such as Spin Transfer Torque RAM or Phase Change Memory.

1.1.3 Flash Memory

Flash memory has been conceived by Professor Fujio Masuoka in 1980 and was first presented in 1984. The word Flash comes from the fact that the data from a whole memory block (referred to as sector) can be erased in one single shot. With an electrical erase, it is possible to reprogram the read only memory in situ without removing the memory from the system. The design of the memory was based on a NOR array configuration (see below) and was dedicated to code storage. This memory is commonly called NOR Flash memory. In order to decrease the cost of Flash memory, NAND Flash memory was also invented by Professor Fujio Masuoka in 1987. NAND Flash memory has been dedicated to data storage and is based on a NAND array configuration.

1.1.3.1 Operation Principle

Flash Memory is based on a MOS transistor structure with a modified gate stack (Fig. 1.7). The gate stack is composed by a poly-silicon floating gate embedded




Figure 1.7: Schematic cross section of a Flash memory cell along the Bit Line.




Figure 1.8: Current-voltage characteristic of a Flash memory cell (V_{CG} = control gate voltage).

in silicon oxide (SiO_2) that is used as electron storage element and an accessible polysilicon gate (referred to as control gate), which are insulated by means of a dielectric (to improve capacitive coupling between the control and the floating gate, the interpoly dielectric commonly consists of a sandwich of silicon dioxide, silicon nitride and silicon dioxide, which is referred to as oxide-nitride-oxide, ONO). The oxide between the channel of the MOS device and the floating gate is named tunnel oxide, since the cell is written by making electrical charge (i.e. electrons) pass through this oxide layer.

Fig. 1.8 shows a typical I-V curve of a Flash memory cell. The charge in the floating gate induces a shift of the transistor threshold voltage ΔV_T that is called the programming window and constitutes a key parameter of the cell. When the floating gate is uncharged, the cell is erased. The threshold voltage of the cell is equal to $V_{T,erase}$ and represents the “1” state. When the floating gate is charged with electrons, the threshold voltage $V_{T,prog}$ becomes higher ($V_{T,prog} > V_{T,erase}$) and the cell is considered written or “0” state [14], [9].

During cell read-out, the control gate is biased to $V_{G,read}$, which is a voltage that lies between the programmed and the erased threshold voltage: $V_{T,erase} < V_{G,read} < V_{T,prog}$. As a result, when the cell is erased, $V_T = V_{T,erase} < V_{G,read}$, the transistor is on and current can flow through the cell. The cell is in the “1” state. On the contrary, when the cell has been written, $V_T = V_{T,prog} > V_{G,read}$, the transistor is off and, hence, no current flows through the cell, thus indicating that the cell is in the “0” state.

In order to ensure fast read-out, the threshold voltage shift between the programmed and the erased state must be as high as possible (on the order of several




Figure 1.9: Schematic representation of a Flash memory cell organized in a NOR array configuration. The memory cells are connected in parallel. Each cell has its source terminal connected directly to ground, while the drain terminal is connected to a BL. The control gate is shared along the WL.

Volts) with a steep sub-threshold slope to ensure clear separation between the ON and the OFF state. Moreover, the ON current I_{ON} must be as high as possible. Parasitic currents should be as small as possible in order to have a small OFF current I_{OFF} . In current Flash technology, the difference between I_{ON} and I_{OFF} has been reported to be up to six orders of magnitude.

1.1.3.2 NOR vs. NAND Flash

The organization of NOR Flash, shown in Fig. 1.9, is the following: several memory cells are connected in parallel. Each cell has its source terminal connected to a line referred to as the Source Line (which is common to all the cells in a memory sector) and its drain terminal connected to the same BL. The control gate is shared among all cells belonging to the same WL, which run orthogonally to the BL's. The drain contacts of the transistors connected to the BL are shared between two adjacent cells. This architecture allows random access of any cells in the array as the drain of each cell can be addressed through BL selection.

This configuration of elementary devices is called “NOR Flash” architecture because it operates as a NOR gate (one BL can be seen as the output of a NOR gate whose input terminals are the WL's of all the cells belonging to the considered BL).

The NOR Flash organization allows fast random access (approximately 100 ns). Programming (i.e. setting the memory cell to “0”) is carried out at word level (or, better, at the level of a group of words) and is typically a slower operation (approximately 5 μ s). Erasing (i.e. resetting the memory cell to “1”) is also carried out at block level and is even slower (typically around 200 ms). Taking these characteristics into account, the NOR Flash is used principally as a read only memory mainly in applications such as code storage, for which the random access time is important but programming/erasing operations are rarely carried out.




Figure 1.10: Schematic representation of a Flash memory cell organized in a NAND array configuration. The memory cells are connected in series, allowing a great level of parallelism.

Moreover, in a NOR Flash architecture, the manufacturer guarantees that all individual bits are functional and meet retention and endurance specifications. No implementation of Error Correction Code (ECC) is needed from the user side. In some cases (such as in MLC architectures), an internal ECC, which is totally transparent to the user, may be present. As far as the size of the cell is concerned, the presence of one shared contact for each pair of cells brings its size to $6F^2$.

The organization of a NAND Flash is shown in Fig. 1.10. In this configuration, several groups of floating gate transistors are connected in series. These FG transistor groups are then connected, via some additional transistors, to a NOR-style Bit Line array in the same way in which single transistors are organized in a NOR Flash array. Due to this arrangement, the BL is pulled low if and only if all WL's in the selected string are driven above the threshold voltage of the transistors.

This organization of elementary transistors is called NAND Flash because the FG transistors are connected in a way similar to the transistors in a NAND gate. When compared to NOR Flash architecture, replacing single transistors with strings of transistors requires an additional level of addressing. The series arrangement of the FG transistors gives rise to poor random access time, which is generally counteracted at system level by reading a large number of cells (generally, all the cells of an entire WL, referred to as a page) and then sequentially feeding the read data to the output by means of high-speed circuits. Poor latency and high throughput are therefore typical of this kind of Flash memory.

NAND Flash programming is performed at page level and is carried out in approximately 0.2 ms. Erasing is performed at block level and takes about 2 ms. Thanks to these characteristics, Flash NAND is better suited to data storage, where problems of latency are minor and random access time is not very important. In this configuration, the use of external ECC is mandatory (at the expense of higher latency), because the manufacturer does not guarantee each single cell and commercial devices may contain a few defective cells.

An additional advantage of NAND Flash architecture when compared to NOR Flash architecture is that a single drain contact per device group is required, which

allows reaching an optimal cell size of $4F^2$ and, hence, a 30% area gain with respect to a NOR Flash array, resulting in higher density.

Many of the advantages and disadvantages of NOR and NAND Flash devices arise directly from the differences in the architecture used for their implementation. Not surprisingly, the names for these two technologies carry a significant clue as to the implementation differences [15]. The extra connections used in the NOR architecture provide some additional flexibility when compared to NAND configuration, whereas NAND devices have a simpler and more silicon-efficient layout than NOR devices due to their series structure as well as the smaller number of ground wires and BL's with respect to NOR devices.

Both NOR and NAND Flash memory devices push density even further by storing more than one data bit per cell. Multilevel cell devices store two bits per cell by trapping four different levels of charge in the storage cell, thus establishing four different threshold voltages. Nevertheless, more complex read and write circuits as well as more complex error management algorithms are required when storing multiple bits per cell. On the other hand, the overall benefit in cost per bit typically outweighs the added complexity and reduced performance that comes with more advanced management techniques.

1.1.3.3 Main Issues and Perspectives

While Flash memory has enabled the emergence of a wide range of consumer products, it does not fulfill all requirements to establish itself as a “Universal Memory”. The main limitations are read bandwidth for NAND Flash and write bandwidth for NOR Flash. The speed gap of Flash with respect to DRAM is still large, while its endurance is limited to 10^6 cycles. The high voltage needed for the operation of the cell is also a strong limitation for future interfacing with leading edge CMOS technology. As a result, other candidates are expected to replace Flash memory. Some of them (MRAM, FeRAM, PCM) are already used in niche market, whereas others (ReRAM) have promising characteristics and are slowly starting their introduction in the memory market (ReRAM).

Even though these new technologies usually require the introduction of new materials and device architectures that prevent direct competition with the low-price and reliable materials of standard Flash technology, the inability of Flash to scale below the 20 nm node renders the development of these new memory concepts necessary in order to efficiently replace Flash and establish themselves as potential Storage Class Memory candidates [5].

In the following paragraphs, several replacement solutions of Flash memory are investigated. Herewith are presented MRAM, FeRAM, ReRAM and PCM. These technologies are investigated for code storage operations in order to replace the NOR




Figure 1.11: An MRAM cell consisting of a Magnetic Tunnel Junction (MTJ) in series with a transistor for bit read selection. Perpendicular write lines above and below the MTJ select a single tunnel junction during programming.

Flash memory that starts to face strong scaling challenges. Nevertheless, for data storage applications, they still do not have the possibility to compete with NAND Flash in terms of scalability and cost.

1.1.4 Magnetoresistive Random Access Memory - MRAM

Magnetoresistive Random Access Memory (MRAM) is a non-volatile memory technology that has been under development since the 1990's. The increased density modern memory technologies demonstrate, kept it in a niche role in the market, but its supporters believe that its advantages are so overwhelming that MRAM will eventually become dominant for all types of memory [16].

MRAM combines non-volatility with high read and write speed and unlimited endurance. The MRAM storage element resides in the metal interconnect layers above the silicon, allowing its process to be optimized independently from the underlying semiconductor process, thus making itself cost-effective to integrate.

Unlike conventional memory technologies, data in MRAM is not stored as electric charge or current flow but as the magnetization polarity of a magnetic storage element. State-of-the-art MRAM combines a magnetoresistive magnetic tunnel junction with a single pass transistor for bit selection during reading (Fig. 1.11). The tunnel junction has a free magnetic layer, a tunneling dielectric layer and a fixed magnetic layer. The magnetization of the fixed layer is prevented from rotating (permanent magnet set to a particular polarity), whereas the magnetization of the free layer can be switched in order to match the magnetization of an external field and is used for information storage. The resistance of the tunnel junction depends

on the relative magnetization orientation of the free layer with respect to that of a fixed layer, being much lower when the two layers have the same magnetization polarity. This configuration is known as a spin valve and is the simplest structure for an MRAM cell.

Reading is accomplished by measuring the electrical resistance of the cell. Because of the magnetic tunnel effect, the electrical resistance of the cell changes due to the orientation of the fields in the two magnetic plates. The magnetization polarity of the writable plane and, consequently, the resistance of the cell can be determined by measuring the resulting current through the cell, when a bias of approximately 0.3 V is applied. Typically, if the two plates have the same polarity (larger electric current through the cell), we have a logic “1”, while in the case of the opposite polarity, the measured current is higher and we have a logic “0”.

MRAM has similar performance to SRAM, similar density to DRAM (with a much lower power consumption), is faster and suffers no degradation in time when compared to Flash memory. This combination of characteristics makes it a good candidate for a “Universal Memory”, able to replace SRAM, DRAM, EEPROM and Flash. A huge amount of research is carried out into developing it, however, MRAM still has to face several challenges before it can be introduced to the market on a large scale.

One of these challenges relates to the switching current distribution. The write selection scheme that is conventionally used in MRAM requires tight and uniform switching current distributions, which cannot be always achieved. Another current-related concern for MRAM is its relatively small read-out signal, which effectively limits its read speed.

As with any new memory technology, the most obvious concerns relate to the long-term stability of memory device elements and characteristics, such as the ultra thin tunneling barrier, the stability of the magnetic layers in the free layer and data retention. Accelerated tests show that these mechanisms have negligible impact on memory performance at operating conditions. In particular, the tunneling barrier is likely to be highly stable, because aluminum oxide has a high breakdown voltage even at very small thicknesses, MRAM uses a low operating voltage and only the magnetic tunnel junctions that are being read are subject to voltage stress.

Future generations of MRAM will use smaller tunnel junctions and will thus have to re-address the above challenges. Nevertheless, going towards smaller dimensions should not introduce more bit-to-bit variations or jeopardize data retention. The switching current will not increase with reduced bit size, however, the current density will scale inversely with the conductor area and electromigration may therefore become an issue. At that point, spin momentum transfer (magnetization polarity switching by a spin-polarized current) might become a viable alternative to 2-D write selection.

As demand for Flash continues to outstrip supply, it seems that there will be some time before industry can proceed with massive MRAM fabrication. However, even in that case, current MRAM designs do not even come close to Flash when cell size is taken into consideration.

1.1.4.1 Spin Transfer Torque MRAM - STT-MRAM

Spin Transfer Torque MRAM (STT-MRAM) has significant advantages over magnetic field switched (toggle) MRAM. The main bottlenecks related to field-switched MRAM are its more complex cell architecture as well as its high write current. Its poor scalability beyond 65 nm is also a major concern, since the fields and the currents required to write and erase the memory dramatically increase as the size of the magnetic tunnel junction elements decreases [17].

STT-MRAM overcomes these hurdles by directly forcing a current through the Magnetic Tunnel Junction (MTJ). This writing mechanism presents many advantages, such as much lower switching current (in the order of some μA), simple cell architecture, reduced manufacturing cost and, last but not least, excellent scalability to future technology nodes.

Despite the improvements STT-MRAM demonstrates when compared to standard MRAM technology, it still needs to address two key design challenges. The first challenge is the stochastic nature of the MTJ, whose transient behavior is non-deterministic due to random thermal “kicks” acting on its magnetization during switching. While the variability in CMOS circuits is mostly the result of parametric variations in the lithography and random dopant fluctuations, an additional variability in the MTJ comes from the precession of the free layer magnetization vector. This phenomenon needs to be studied extensively in order to determine the appropriate write voltage and pulse width that are necessary to meet the desirable minimum write error rate.

A second issue concerns the extremely high energy that is required in order to provide access times of 5 ns or less, as needed for on-chip cache memories. Once the intrinsic variation within the MTJ is modeled and the high energy mitigated, STT-MRAM will definitely be a promising candidate to replace existing memory technologies.

1.1.5 Ferroelectric Random Access Memory - FeRAM

FeRAM (Ferroelectric Random Access Memory) is a high-performance and low-power non-volatile memory that combines the benefits of conventional non-volatile memories (Flash and EEPROM) and high-speed RAM (SRAM and DRAM). This memory technology outperforms existing memories like EEPROM and Flash, is less




Figure 1.12: Schematic representation (a) and cross section (b) of a FeRAM cell. FeRAM is similar in structure to DRAM and uses ferroelectric films instead of a conventional capacitor to store information.

power-consuming and much faster and has greater endurance to multiple read and write operations [18].

FeRAM is similar in structure to DRAM but uses a ferroelectric layer instead of a dielectric one to achieve non-volatility, as can be seen in Fig. 1.12. The FeRAM cell structure, which is similar to the transistor and capacitor structure of a DRAM cell, does not require the same high programming voltages as Flash. By using the polarization of a ferroelectric film material placed between two electrodes, it is possible to store information, offering non-volatile data storage, while still being significantly more energy-efficient when compared with conventional memory technologies. Moreover, it offers the same functionality as Flash memory and some of its advantages include lower power consumption, fast read/write performance and an essentially unlimited endurance (reaching up to 10^{12} cycles).

FeRAM uses ferroelectric films as a capacitor for storing data. Ferroelectric materials exhibit a non-linear relationship between the applied electric field and the stored charge. More specifically, the characteristic of ferroelectric materials has the form of a hysteresis loop, which is similar to the hysteresis loop of ferromagnetic materials. The dielectric constant of a ferroelectric material is typically much higher than that of a linear dielectric because of the effects of semi-permanent electric dipoles formed in the crystal structure of the material. When an external electric field is applied to a dielectric, the dipoles tend to align themselves with the field direction, producing small shifts in the positions of atoms and, hence, in the distributions of electronic charge in the crystal structure. After the applied voltage is removed, the dipoles retain their polarization state. Bits are stored as one of two possible electric polarizations in each data storage cell.

In FeRAM applications, PZT ($\text{Pb}\{\text{Zr},\text{Ti}\}\text{O}_3$), which has a perovskite-type structure (ABO_3), is commonly used [19]. When an electric field is applied, the Zr/Ti atom shifts up or down and this polarization remains once the electric field is re-




Figure 1.13: PZT ($\text{Pb}\{\text{Zr,Ti}\}\text{O}_3$), which has a perovskite-type structure (ABO_3), is commonly used in ferroelectric memory. When an electric field is applied, Zr/Ti atoms shift up or down (depending on the field polarity) and this polarization remains when the electric field is removed.

moved (Fig. 1.13). This material property provides non-volatility and keeps the power required for data storage low.

In terms of programming, FeRAM is similar to DRAM. Writing is accomplished by applying a voltage across the ferroelectric layer and, hence, forcing the atoms inside into the “up” or “down” orientation (depending on the polarity of the applied voltage), thereby storing a “1” or a “0”. Reading, however, is different than in DRAM. The cell is forced into a particular state: if the cell was already programmed to a state similar to the one it is forced to, nothing will happen in the output lines. If the cell was programmed in the opposite state, the re-orientation of the atoms in the ferroelectric film will cause a brief pulse of current in the output lines, as electrons are pushed out of the metal towards the electrode contacts. Since this process overwrites the cell, reading FeRAM is a destructive process and requires the cell to be re-written to the original state if the information stored in it is altered.

Texas Instruments proved that it is possible to embed FeRAM cells in a CMOS fabrication process using two additional masking steps. Flash typically requires nine masks. This enables for example, the integration of FeRAM on micro-controllers, where a simplified process would reduce cost. However, the materials used to make FeRAM are not commonly used in CMOS integrated circuit manufacturing. Both the PZT ferroelectric layer and the noble metals used for electrodes raise CMOS process compatibility and contamination issues.

However, the storage density FeRAM demonstrates is much lower than that of Flash memory and, therefore, its fabrication cost is much higher. Flash memory cells can store multiple bits per cell (up to three in the highest density NAND Flash devices) and for this reason the areal bit density of Flash memory is much higher with respect to FeRAM, bringing the cost per bit of Flash memory orders of magnitude below that of FeRAM. The density of FeRAM arrays might be increased by improvements in FeRAM fabrication process flow and cell structures, such as the development of vertical capacitor structures (the same way as for DRAM) to reduce the area of the cell footprint.

1.1.6 Resistive Random Access Memory - ReRAM

The last technology alternative presented here is Resistive RAM (ReRAM). Non-volatility is based on the reversible breakdown of an oxide. This technology is still at a research stage. The memory device consists of a resistance-changeable material sandwiched by two terminal electrodes. Resistance change can be achieved by applying controlled current or voltage pulses to the electrodes. The resistance state remains stable with no need for refresh.

Up to date, a number of different switching characteristics have been observed in a variety of material systems, which include NiO_2 , TiO_2 , HfO_2 , WO_x , CuO_x and TaO_x . In fact, it has become understood that a number of combinations of an oxide with metal electrodes can exhibit some kind of resistance switching behavior [20].

Two main classes of ReRAM, based on different mechanisms, exist: OxRAM based on metallic filament formation and CBRAM based on ionic conduction. Oxide-based RAM is the object of research by companies such as Fujitsu, Samsung, Macronix, Panasonic, Sharp, ST Microelectronics, SMIC and TSMC. CB-RAM is (or has been) the object of research by companies such as Qimonda, Micron, Samsung and Sony.

1.1.6.1 Oxide-based Resistive Random Access Memories - OxRAM

Resistive switching refers to the physical phenomenon where a dielectric suddenly changes its resistance under the application of an electric field or current. This resistance change is non-volatile and reversible. Typical resistive switching systems are capacitor-like devices, where the electrode is an ordinary metal and the dielectric a transition metal oxide. An interesting application of resistive switching is the fabrication of novel non-volatile oxide-based resistive random access memories (OxRAM). This effect also represents the base of the operation of the so-called memristor devices [21] and neuromorphic memory applications [22].

OxRAM is expected to be a memory technology that can bring a revolution in memory hierarchy and system architecture, since it can be integrated with conventional CMOS in a simple way and presents a lot of advantages, such as low cost, BEOL compatibility, non-volatility with high-speed, bit-alterable read/write, good endurance and potentially low power/energy consumption.

A basic OxRAM structure consists of an oxide material sandwiched between two metal electrodes (metal-insulator-metal - MIM) (Fig. 1.14). The structure exhibits resistive switching between a High Resistance State (HRS) and a Low Resistance State (LRS). The devices, which initially feature a very high resistance due to the HfO_2 insulating layer, are formed by applying a positive voltage. This induces a soft breakdown of the insulating layer and the formation of a conductive filament (CF) rich in oxygen vacancies and thus the device reaches the LRS.




Figure 1.14: A typical 1T1R structure of OxRAM based on HfO_2 .

Upon the application of a voltage of opposite polarity across the device, a RESET operation occurs: the CF is partially disrupted, thus bringing the device to the HRS. Applying a positive voltage across the device (with a lower amplitude with respect to the forming operation) leads to the reformation of the CF and the device is switched back to the LRS. To read the data from the cell, a small read voltage is applied that does not affect the state of the memory cell but is able to detect whether the cell is in the HRS or in the LRS.

A filamentary OxRAM device exhibits a characteristic of abrupt current increase during forming/SET operations. Therefore, a current limiter, which can optimally clamp the forming/SET current, is necessary to prevent the degradation of the HRS (protecting the cell from a permanent dielectric breakdown during the SET operation) and eventually the failure of the memory device. Due to the benefits of fast response time and very large incremental output resistance in the saturation region, a transistor may serve as an excellent current limiter.

One of the key motivations that pushed the development of metal-oxide ReRAM technology is its potential scalability to the nanometer regime. In principle, OxRAM can potentially scale to sub-10 nm dimensions. The resistance of the HRS increases as the inverse of the cell area. The conduction current in the LRS is mainly filamentary conduction current. This means that the resistance of the LRS has only a slight dependence on the cell area. This trend of increasing the HRS/LRS resistance ratio as cell area decreases is a benefit of device scaling. In recent years, more and more metal-oxide memory devices with sub-100 nm feature size have been fabricated by either optical or e-beam lithography.

One parameter that, once scaled, seems to have a positive effect on the reduction of the voltage necessary for the forming operation is oxide thickness. More specifically, it has been found that the forming voltage is linearly dependent on the thickness of the oxide film. A thinner oxide film is thus effective for reducing the forming voltage, since a large forming voltage is not desirable in practical applications [23].




Figure 1.15: Schematic illustration of the CBRAM switching mechanism. In order to achieve the ON state, a redox reaction drives Ag ions into the electrolyte, which results in a conductive bridge. When programming the cell to the OFF state, the size and the number of the Ag-rich clusters is reduced, thus breaking the conductive bridge [26].

Nevertheless, one of the major barriers to large-scale manufacturing of OxRAM is the poor uniformity of device characteristics. Significant parameter fluctuations exist in terms of variation of the switching voltages as well as of the HRS and LRS resistance values. The variations of the resistance switching include temporal (cycle to cycle) and spatial fluctuations (device to device). The origin of these variations may be attributed to the stochastic nature of oxygen vacancies generation [24]. The LRS resistance variation comes from the variation of the number or the size of CF's, thus the reduction of possible filament paths effectively confines the active switching region and leads to a reduction of the LRS variation. The HRS resistance variation results from the variation of the ruptured CF's length. The observed variation is an intrinsic property of OxRAM technology, which needs to be addressed in order for the technology to become a viable non-volatile memory solution.

1.1.6.2 Conductive Bridge Random Access Memory - CBRAM

Conductive Bridge Random Access Memory (CBRAM) is a highly promising future non-volatile memory technology, since it exhibits high-speed switching, low SET/RESET currents and ease of BEOL integration. Its operation is based on a steady-state electrolyte, in which ions such as Ag^+ or Cu^+ move along the applied field and form a conductive bridge in the electrolyte [25]. A typical CBRAM memory cell consists of a layer of a Metal-Oxide resistive layer, deposited on a metal plug, combined with a Cu-based ion supply layer, deposited as a top electrode.

Fig. 1.15 illustrates the CBRAM switching mechanism, which is based on the polarity dependent electrochemical deposition and removal of metal in a thin solid-state electrolyte film. The ON state (low resistance) is achieved by applying a positive bias larger than a threshold voltage V_{TH} , at the oxidizable anode, which

results in redox reactions driving Ag^+ ions into the electrolyte. This leads to the formation of metal-rich clusters, which form a conductive bridge between the two electrodes. The device can be switched back to the OFF state by applying a reverse bias voltage. In this case, metal ions are removed from the glass and, due to that, the size and number of metal-rich clusters are reduced, thus resulting in an erased conductive bridge (resistance increase) [26].

Despite its promise, CBRAM still needs to address many issues in order to establish itself as a key protagonist in the non-volatile memory market. New CBRAM generations use oxides as electrolytes and a Cu-based active electrode in order to improve the thermal stability, tolerating a slight increase of the operating voltages. Nevertheless, an issue of oxide-based CBRAM remains the variability of the High Resistance State, which results in a dispersion and instability of retention characteristics at high temperature. It has been recently reported that the filament morphology as well as the programming conditions can drastically increase high temperature data retention, leading to thermally stable cells at high temperatures [27], [28].

1.2 Phase Change Memory

1.2.1 Historical Background

While Stanford Ovshinsky is considered by many the inventor of phase change materials for storage applications, the discovery of phase changing electrical characteristics goes back to the early 1900's, when Alan Tower Waterman was examining thermionic emission of hot salts [29]. Waterman observed certain peculiarities in the conductivity of MoS_2 , namely a large negative coefficient of resistivity with respect to temperature, which is typical of semiconductive chalcogenide materials. Nonetheless, his most important observation was the breakdown induced to the device under test when an electric current was heating the material [30]. Waterman was able to point out that MoS_2 can exist in two forms, characterized by high or low resistance and his findings are prominent of the phase change behavior of chalcogenide materials.

Waterman's findings were innovative for that time; however, they drew little attention, since no practical application could be conceived before the invention of the first electronic computer. It was the invention of the integrated circuit that caused an explosive growth in computer industry and enforced the need for a high-density non-volatile solid-state memory that would be easy to implement.

Stanford Ovshinsky had been working with amorphous chalcogenides since 1960. Chalcogenides are alloy compounds, which contain at least one element from Column VI of the periodic table. Sulfur (S), selenium (Se) and tellurium (Te) are commonly associated with chalcogenides used in phase change memory.

Ovshinsky was able to develop both electrically controlled threshold and memory switching devices, detailing the operation of reversible switching [31]. One of the most significant contributions of his work was the demonstration of a switching phenomenon in continuous successful switching operations of multiple devices over periods of many months, practically triggering a vast interest in phase change materials and their potential applications.

Unfortunately, when compared to competitive Electrical Programmable Read Only Memories (EPROM) of the same period [32], PCM was inferior in power efficiency. The volume of phase change material needed to be switched for the device operation was too large, resulting in enormous power consumption during programming. Therefore, due to lack of commercial interest, the interest in PCM switching characteristics subsided. Nevertheless, the search for better phase change materials and the studies of the operation principles continued, while a significant effort was put towards the development of phase change materials for optical storage systems.

However, the huge power required to program the memory device is directly proportional to the volume of the phase change material. With advances in lithog-




Figure 1.16: Ternary Ge-Sb-Te diagram. Two of the most popular phase change materials, namely $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) and GeTe, are highlighted.

raphy and the minimum feature size shrinking from 10 μm to 180 nm, the volume, which subsequently shrunk in cubic progression, was dramatically decreased, thus rendering phase change memory technology competitive.

In 1999, Tyler Lowrey and Ward Parkinson decided that it was about time to bring phase change memory back to life and commercialize it as the Ovonic Unified Memory (OUM). A license agreement between Ovonyx, Intel and STMicroelectronics enabled the reintroduction of Phase Change Memory at the 2001 International Electron Devices Meeting [33]. Industry and academia's interest in Phase Change Memory exploded. In the present day, PCM has reached a high maturity point and is one step away from becoming a fully commercialized product. Thanks to the unique set of features it demonstrates, PCM is a front-runner among next-generation memory technologies and is bound to replace the well-established Flash memory technology in the near future.

1.2.2 Phase Change Materials

Chalcogens are chemical elements that belong to the VI-A subgroup of the periodic table. This group is also known as the oxygen family and consists of the elements oxygen (O), sulfur (S), selenium (Se), tellurium (Te) and the radioactive element polonium (Po). Chalcogens are the basic elements of chalcogenide compounds and consist of sulfur, selenium or tellurium with electropositive elements or organic radicals.

Phase change materials are chalcogenide alloys and can be found in an amorphous or a crystalline phase at room temperature, since the phase transition that is the basis of PCM technology is a reversible process. Because of this, the crystallization mechanism becomes fundamental and the speed of the crystallization procedure




Figure 1.17: Resistivity of GST measured at increasing temperature [34]. Sharp drops are apparent during the transition from the amorphous to the fcc phase (T_1) and from the fcc to the hcp phase (T_2).




Figure 1.18: GeTe demonstrates a sharp resistivity decrease of the material from the amorphous to the crystalline phase as the temperature increases, indicating high crystallization speed [35].

impacts the final performance of the device in which the phase change material is integrated.

As will be discussed later, crystallization is the result of the combination of two different mechanisms: nucleation and growth. These mechanisms vary dependently on the phase change material. The most widely studied materials used in Phase Change Memory applications are alloys of Ge-Sb-Te, seen in Fig. 1.16, $\text{Ge}_2\text{Sb}_2\text{Te}_5$ and GeTe being the most popular stoichiometries.

1.2.2.1 $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST)

$\text{Ge}_2\text{Sb}_2\text{Te}_5$ or GST has been considered as a great material for optical recording since the beginning of 1990's, thanks to its fast crystallization, amorphous phase stability at ambient temperature and excellent resistivity and reflectivity contrast between the amorphous and the crystalline state. Due to this great set of properties, GST is also a very promising candidate for PCM applications.

GST has a crystallization temperature around 150 °C, while its melting temperature is around 660 °C [36]. Measurements of resistivity as a function of temperature (Fig. 1.17) reveal a resistivity drop that extends up to more than two orders of magnitude. This first transition coincides with the transformation from an amorphous to a metastable face-centered cubic (fcc) phase, which occurs near 150 °C. This metastable fcc phase is later transformed into a stable hexagonal phase (hexagonal close-packed - hcp) at a higher temperature (375 °C - second transition).

The resistivity of amorphous $\text{Ge}_2\text{Sb}_2\text{Te}_5$ exponentially decreases for increasing temperatures as more carriers are excited at higher temperature, consistently with

the semiconductive nature of the material [34]. When the material is cooled down, the resistivity returns to its original value.

However, the resistivity decrease of a crystalline phase at high temperatures is mainly due to the increase of mobility rather than the increase of carrier concentration. Crystal grains grow during heating and the scattering by grain boundaries decreases, thus increasing carrier mobility. This decrease in resistivity is irreversible and the lower resistance persists once the sample is cooled back at room temperature. The thermal conductivity of GST increases abruptly at 150 °C (amorphous to fcc transition), while it increases more gradually near 340 °C (fcc to hcp transition).

Studies on the recrystallization mechanism of amorphous marks upon laser irradiation revealed that $\text{Ge}_2\text{Sb}_2\text{Te}_5$ recrystallizes by nucleation and subsequent growth of crystals inside the amorphous mark, indicating that the fundamental control mechanism of crystallization is heterogeneous crystal nucleation [36].

1.2.2.2 GeTe

GeTe is one of the first examples of chalcogen compounds that demonstrated a reproducible and controllable phase transition from a low resistive, low reflective crystalline state, to a low resistive, low reflective amorphous state.

At room temperature, the crystalline phase forms in rhombohedral structure. The GeTe lattice can be visualized as a distorted rocksalt structure with Ge and Te uniquely located on fcc structures that undergo a distortion along the [1 1 1] direction [37]. Upon heating above 400 °C, GeTe transforms into a higher-symmetry cubic phase with a small volume reduction (on the order of 1%).

GeTe is a degenerated p-type semiconductor with the top of the valence band formed by p-type electrons. In the near-perfect cubic phase, all atoms and consequently their p orbitals are aligned and the resonant-bonding network extends throughout the crystal, while in the amorphous phase, resonance bonding is localized to within fewer interatomic distances. Consequently, the two phases have very different electrical and thermal conductivity [38].

GeTe is still largely investigated because of its high crystallization speed [39]. Most of the pre-amorphized surface tends to recrystallize starting from the interface between the amorphous region and the surrounding crystalline phase. In really long crystallization procedures, nucleation coupled with growth can be observed [40].

The crystallization temperature of GeTe is around 180 °C, while its melting temperature is around 725 °C [41]. The transition from the amorphous to the crystalline phase is quite abrupt, indicating the rapid growth of a generated crystal that leads to instantaneous crystallization. This phenomenon is evident as an abrupt transition in optical and resistivity measurements (Fig. 1.18), highlighting the high crystallization speed of the material.




Figure 1.19: Schematic cross section of a PCM cell in the SET and in the RESET state. c-GST and a-GST regions correspond to the active region of the cell in the crystalline or the amorphous phase, respectively.

1.2.3 Operation Principle

The schematic cross section of a PCM cell can be seen in Fig. 1.19. The storage element consists of a phase change material layer sandwiched between a metallic top electrode contact (TEC) and a heater structure, which, in turn, is connected to a metallic bottom electrode contact (BEC). Phase transition of the chalcogenide material can be achieved by means of electrical pulses through the heater, resulting in Joule heating of the active chalcogenide layer and, consequently, phase transition. The phase change occurs in a programmable volume close to the interface between the phase change material and the heater, which is engineered in order to provide good thermal insulation from the cold metal layers [42]. This volume is usually referred to as the active region of the cell.

SET and RESET state of PCM refer to the low and the High Resistance State, respectively. As fabricated, the phase change material is in the crystalline, Low Resistance State because the processing temperature of the BEOL metal interconnect layers is sufficiently high to crystallize the phase change material. To bring the PCM cell into the amorphous phase (RESET programming), the active region of the cell is first melted by applying a large electrical current pulse for a short period of time and then rapidly quenched (thanks to a very fast falling edge of the applied pulse). This leaves a region of amorphous, highly resistive material in the PCM cell, which is in series with any crystalline volume of the PCM, thus determining the resistance of the PCM cell between the top and the bottom electrode contact. The large resistivity of the amorphous state is attributed mainly to an extremely small carrier mobility and an intrinsic-type band structure [43], [44], [45].




Figure 1.20: PCM programming involves application of voltage pulses that result in temperature changes that either melt and then rapidly quench a volume of amorphous material (RESET programming), or maintain this volume at a slightly lower temperature for sufficient time for recrystallization (SET programming). A low voltage is used to sense the device resistance (READ), so that the device state is not altered [5].

In order to bring the PCM cell into the crystalline phase (SET programming), a medium electrical current pulse is applied to anneal the programming region at a temperature between the crystallization temperature and the melting temperature for a period long enough to crystallize. This allows for a fast annealing of the disordered structure. A pulse of high amplitude, resulting in a liquid phase change material can be used as well, provided that the quenching of the current is smooth. The resistivity of the polycrystalline structure resulting from the electrical pulse is significantly lower than the one of the amorphous phase. Read operation is performed by measuring the device resistance at low voltage, so that the device state is not perturbed. The pulse shapes are schematically summarized in Fig. 1.20.

Fig. 1.21 shows the current-voltage (I-V) curves of the SET and the RESET state of a PCM cell [46]. The I-V characteristic for the RESET state shows a very high resistance for small currents (OFF state) until threshold switching occurs, once a specific threshold voltage V_{TH} is reached. Threshold switching, which characterizes most amorphous chalcogenide materials, consists in an abrupt switch of the conduction behavior to a dynamic ON state, characterized by a relatively small resistance and, hence, a large current.

Threshold switching has been explained mainly in terms of electronic mechanisms, namely the combined effects of field-induced carrier generation and limited carrier recombination rate at defect centers in the amorphous chalcogenide [47]. Due




Figure 1.21: Measured I-V curves for a PCM cell in the SET (open symbols) and the RESET (filled symbols) state. The RESET state stays in the High Resistance State below the threshold switching voltage V_{TH} (sub-threshold region) and switches to the Low Resistance State at V_{TH} [46].

to the experimental set-up, where a load resistance R_L is placed in series with the device under test, threshold switching also results in a so-called voltage snap-back.

Electronic switching is essential for the operation of PCM, as it allows achieving the very large RESET current by applying a relatively small voltage in the ON conduction regime. The I-V curve for the SET state does not feature any threshold switching effect, although a largely non-linear conduction characteristic can be observed. SET programming is enabled by electronic threshold switching as well [48]: when the voltage across the amorphous region reaches a threshold value, the resistance of the amorphous region goes into a lower resistance state, which has a resistivity comparable to that of a crystalline state. This practically means that the electronic threshold switching phenomenon is the key to successful SET programming of PCM.

1.2.4 The Crystalline Phase

In thermodynamics, a transformation from an initial to a final state is driven by the Gibbs free energy G , which corresponds to the maximum amount of non-expansion work that can be extracted from a closed system. This maximum can be achieved only in a completely reversible process.

In a phase change material, the crystalline phase has a lower free energy G with respect to other phases. The transition between different states of a phase change material is like a gradual rearrangement of the atoms moving through metastable states (such as the amorphous and intermediate crystalline phases), until a minimum of Gibbs energy is reached, eventually achieving the stable crystalline phase.

This atomic rearrangement occurs when a given activation energy barrier is overcome. Temperature plays a key role in this mechanism, since an increase of the material temperature can boost the crystallization process, giving rise to a number of metastable phases that depend on the elemental composition of the phase change material.

$\text{Ge}_2\text{Sb}_2\text{Te}_5$, which is the most commonly used phase change material, demonstrates a hexagonal stable crystal structure (hcp structure) but, depending on the recrystallization procedure, a metastable rocksalt structure (fcc structure) can be observed, with Te atoms occupying sites on one fcc sub-lattice and Ge and Sb randomly forming another fcc sub-lattice (20% of the sites being vacant) [49].

Crystallization of GST in the cubic structure (which is rather isotropic and hence more similar to the amorphous structure than any other crystal structure) is the reason for the high-speed switching and reproducible performance, since the hcp structure is more energetically expensive to obtain. The presence of vacancies in the lattice means that covalent bond lengths are slightly different from each other and that the lattice is distorted. Moreover, there is a low volume difference between the amorphous and the fcc-type crystalline phase, possibly due to the presence of vacancies. Finally, the basis of the fcc structure of the $\text{Ge}_2\text{Sb}_2\text{Te}_5$ metastable state seems to be some slight changes in the covalent bonding angle, facilitated at high temperature [50].

1.2.4.1 Crystallization Kinetics

The crystallization mechanism impacts many aspects of the performance of a PCM device, affecting the programming speed and the stability of the amorphous phase. In order to describe the crystallization process, the Classical Nucleation Theory developed by Gibbs in 1878 may be used. According to that theory, the composition of the material during crystallization remains unchanged and the entire process demonstrates a diffusion-limited nature.

A cluster of crystalline phase growing in the surrounding amorphous phase is expressed as the sum of the bulk contributions of the nucleus and the amorphous phase. Applying the Classical Nucleation Theory to cluster formation, an increase of the characteristic thermodynamic potential is observed and a subsequent creation of a critical cluster size (crystal nucleation). Only clusters with sizes larger than the critical size are capable of growing in a deterministic way to macroscopic sizes (crystal growth). The change of the characteristic thermodynamic potential resulting from the formation of a cluster of critical size is commonly denoted as the work of critical cluster formation. This quantity reflects the thermodynamic (or energetic) aspect of nucleation.

1.2.4.2 Crystal Nucleation

When amorphous areas in a crystalline layer of GST are subjected to sufficient heat, crystallization is bound to take place. Crystallization is characterized by nucleation followed by growth of the nuclei over a small distance, until they impinge on other crystallites. This process can be described by determining the volume fraction of the transformed phase. The formal theory of overall-crystallization kinetics under isothermal conditions was developed in the late 30's by Johnson, Mehl, Avrami and Kolmogorov and is commonly known today as JMAK theory [51], [52], [53].

Nucleation can be fast and typically occurs in tens of ns. Materials that exhibit this kind of crystallization are sometimes referred to as nucleation-dominated materials. Nucleation is a statistical process with a given probability distribution function dependent on temperature. The nucleation probability and therefore the crystallization rate can be influenced in other ways, e.g. through the existence of foreign solid particles, phase boundaries, material interfaces, etc. [54], [55]. Usually, a specific time period is needed for achieving a stable nuclei distribution at a given temperature. During this period, the nucleation rate varies and approaches a steady-state value.

1.2.4.3 Crystal Growth

Another important mechanism that takes part in the crystallization process is crystal growth. Crystal growth is driven by the reorganization of the atoms along the crystal-amorphous interface. While crystallization in a fully amorphous layer starts with the formation of a nucleus, this is not necessary for amorphous dots within a crystalline layer. In this case, crystallization starts from the amorphous-crystalline interface and proceeds inwards. An atom has to overcome an energy barrier U_B to abandon its amorphous local order and start taking part to the crystalline order of the neighboring atoms, thus lowering the energy of the entire system.

Materials with this type of crystallization behavior are sometimes called growth-dominated materials and are interesting candidates for high data rate (short crystallization time) in high data density formats, such as DVD's and Blu-Ray discs.

1.2.5 The Amorphous Phase

The word "amorphous" literally means without shape or form and expresses the macroscopic atomic disorder of a material, meaning that an amorphous material lacks the long-range order characteristics of the crystalline phase. However, this does not mean that its atomic local order is random in a statistical sense. In fact, amorphous materials are thermodynamically metastable: they generally have a higher configurational entropy than the lowest free-energy state (the corresponding crystal) [56].




Figure 1.22: Snapshot configurations of 63-atom models of: (a) crystalline $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (melt-quenched by a stepwise temperature decrease); (b) amorphous $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (melt-quenched at a -15 K/ps rate; and (c) recrystallized from the amorphous $\text{Ge}_2\text{Sb}_2\text{Te}_5$. Color coding of atoms: Sb, red; Ge, green; Te, blue. [57]

Two kinds of amorphous phases in a phase change material can be found: the as-deposited (as-dep) material amorphous phase and the glassy amorphous phase, obtained by a melt-quench process (melt-quenched). The first one originates from the deposition technique (e.g. sputtering deposition), that does not allow for a regular atomic structure of the final phase change material film deposited, whereas the latter is more interesting from a device point of view. As a matter of fact, once the phase change material is heated above its melting point and reaches the liquid phase, a fast cooling of the material quickly freezes the liquified material, preserving its long range disorder.

As far as GST is concerned, both Te-Ge and Te-Sb bonds get shorter and stronger in its amorphous phase. Ge atoms occupy octahedral and tetrahedral symmetry positions in the crystalline and the amorphous state, respectively. Sb does not experience any significant changes upon amorphization (except for the Sb-Te bond shortening), which implies that the local arrangement of atoms around Sb remains essentially unchanged. It is believed that Sb atoms mainly play the role of enhancing the overall stability of the metastable crystal structure by participating in the overall electron balance.

During amorphization of the material, Ge atoms flip into the tetrahedral symmetry position forming GeTe_4 tetrahedra. At the same time, the broken Ge-Te bonds no longer counterbalance the Sb-Te bonds on the opposite side and, as a result, Sb-Te bonds become structure-determining. The structure relaxes making Sb-Te bonds shorter. This can be interpreted as the local phase separation into GeTe and Sb_2Te_3 phases [58]. Finally, structure relaxation causes a distortion in the Te fcc sub-lattice.

Fig. 1.22 shows snapshot images of GST crystals produced by slow cooling of the molten phase change material (Fig. 1.22(a)), together with a rapidly quenched amorphous structure and its crystallized product obtained by heating, for compar-




Figure 1.23: Measured resistance as a function of time at room temperature for a GST-based PCM cell initially programmed in the RESET or the SET state. The RESET state resistance displays a steady increase over time, while the SET state resistance remains substantially unaffected.




Figure 1.24: Drift coefficient as a function of GST resistance normalized to the crystalline GST resistance. The drift coefficient increases monotonically with normalized resistance following an almost logarithmic law [60].

ison (Fig. 1.22(b), 1.22(c)). It can be seen that both the crystals shown have the rocksalt-like structure characteristic of the metastable crystalline phase [57].

1.2.5.1 Structural Relaxation of the Amorphous Phase

The stability of the amorphous phase has been thoroughly investigated in recent years, in particular because it affects the retention of the information stored in a PCM device. The main mechanisms that affect the stability of this phase are the thermally activated structural relaxation that can be experimentally observed as the increase over time of the resistivity of the material (referred to as resistivity drift or, briefly, drift) and the recrystallization process, which reduces the resistivity of the material [59].

The phenomenon of the structural relaxation of the amorphous phase has been observed macroscopically as a temperature-activated resistivity increase over time. The drift of the resistivity towards higher values affects the amorphous state of phase change materials and even though it does not cause serious problems in standard PCM devices, it can pose significant reliability issues and shift the programmed resistance towards higher values in highly scaled devices.

Moreover, this resistivity increase impacts the final stability of the programmed state in the cell, rendering the resistance window of the device time-dependent. Since the crystalline phase does not experience this problem, this phenomenon does not represent a problem in a final device: even if the RESET state drifts towards higher resistance values, the SET state is stable and a threshold resistance to discriminate between the two states can be found.

The physics involved in the drift behavior is still debated and the phenomenon can be observed in as-dep [61] [62] and in melt-quenched phase change materials, meaning that probably all the mechanisms proposed have a contribution in the drift of the amorphous state. In all theoretical models proposed so far [63], resistivity drift is phenomenologically represented by a power law equation:

$$\rho = \rho_0 \left(\frac{t}{t_0}\right)^\nu \quad (1.1)$$

where ρ is the electrical resistivity, t_0 is an arbitrary time set at the end of the recovery time for the amorphous material and ρ_0 is the value of resistivity at t_0 . The exponent ν is known as the drift coefficient [64].

Starting from this equation and considering that it has been experimentally demonstrated that the observed drift coefficient ν increases as the resistance of the cell increases [59], the resistance evolution over time is given by

$$R = R_0 \left(\frac{t}{t_0}\right)^\nu \quad (1.2)$$

In this case, the drift coefficient ν represents the slope of the resistance vs. time curve in log-log scale for the amorphous ($\nu = 0.11$) and the crystalline phase ($\nu < 0.01$) of GST [65], as shown in Fig. 1.23.

The fact that the resistance coefficient depends on the programmed resistance state (Fig. 1.24) may become detrimental in Multilevel Cell applications, where the cell is also programmed to intermediate resistance states. This potential reliability issue calls for novel programming and reading techniques at system level, to ensure storage reliability [66], [67]. At the same time, experimental results also show that due to its stochastic nature, the drift phenomenon broadens the resistance dispersion of the devices when the resistance value increases [68].

After the application of a RESET pulse, the threshold voltage that is required in order to switch the amorphized volume of the phase change material exhibits an increase over time as well. The evolution in time of the threshold voltage is also correlated to the structural relaxation of the amorphous material. This phenomenon is referred to as threshold recovery or drift of the threshold voltage.

The equation that describes the drift of the threshold voltage over time is:

$$V_{TH} = V_{TH,0} \left[1 + \beta \ln\left(\frac{t}{\tau_0}\right)\right] \quad (1.3)$$

where $V_{TH,0}$ is the value of the threshold voltage at the characteristic time τ_0 (considered as the delay time for the activation of the drift phenomenon) and β is referred to as the drift parameter.

If the trap decay model is used to explain the threshold voltage drift phenomenon [65], then V_{TH} can be fitted with a power law similar to the one seen

for the resistance drift, based on a linear dependence between the threshold voltage and the amorphous resistance

$$V_{\text{TH}} = V_{\text{TH},0} + \Delta V_{\text{TH}} \left(\frac{t}{t_0} \right)^\nu \quad (1.4)$$

In this case, the drift coefficients of the resistance and the threshold voltage have the same value, thus simplifying the study of the drift of the amorphous phase [64], [69].

It has also been demonstrated that the drift is directly correlated with the activation energy of conduction, E_A , and with the energy gap of the amorphous material. Furthermore, the drift coefficient depends on experimental conditions and the variation in time of the energy gap of the system can be different, depending on the reading temperature (temperature at which the measurement of the resistivity is performed) [70]. This relation has also been demonstrated in experimental results for different phase change alloys, thus indicating a general trend, in which low drifting materials are characterized by low values of the activation energy of electronic conduction [71], [62].

There have been no experimental results that can relate structural relaxation to crystallization dynamics. The resistance dependence on E_A can be explained by the disordered nature of the amorphous chalcogenide phase, where the energy barrier for thermally activated hopping is randomly distributed in the amorphous volume. As a result, the current is localized in percolation paths with minimum resistance and, hence, with minimum E_A .

As the thickness of the amorphous region increases, E_A increases due to the decreasing probability of finding a favorable percolation path with a low critical barrier. This theory gives an explanation to the observed reduction of ν when the resistivity of the material decreases, thanks to the occurring crystallization [70]. As a matter of fact, lower resistivity means lower amorphous volume and consequently reduced E_A . The drift mechanism is still not fully understood and has been recently correlated with the change of the distribution of the bond angles in the phase change material amorphous matrix. Atomistic calculations reported that both octahedral and tetrahedral coordinations are present for Ge atoms in $\text{Ge}_2\text{Sb}_2\text{Te}_5$, but the tetrahedral coordination is prevalent. The coexistence of octahedral and tetrahedral coordination of Ge atoms increases the uncertainty of structural relaxation and might play an important role in the resistance drift of a PCM material [72]. This may lead to the conclusion that reducing Ge concentration in Ge-Sb-Te ternary alloys leads to a smaller drift (as will be pointed out later).




Figure 1.25: Schematic cross section of a standard PCM device selected by a MOS-FET transistor.

Figure 1.26: Basic scheme of a lance-type PCM architecture.

1.2.6 Phase Change Memory Cell Architectures

While Flash technology is slowly approaching its intrinsic scaling limit, many demonstrations of the scaling feasibility of PCM have been provided [73], and scaling has been predicted industrially viable until the 5 nm technology node [74]. However, the increased power consumption density in the device needs to be taken into account as the characteristic device dimension shrinks. The main reason of this increased power dissipation is that the scaling to nm size requires an increasing current density, which might be detrimental for the lifetime of the device, since the thermal stress at the interfaces and in the active volume will be inevitably higher.

Device scaling can be achieved by the improvement of fabrication techniques that are not always able to overcome limitations intrinsic of the available lithographic technology. Another solution is the engineering of the device structure, which increases the possibilities for scaling thanks to the improved procedures involved in the fabrication.

Since the beginning of the PCM technology, one of its main bottlenecks has been the high programming current and a lot of effort has been put on the realization of a cell structure featuring a reduced plug area. In the following paragraphs, an evolution of the phase change memory cell architecture is shown, focusing on the main structures proposed in the literature and their evolution as actual PCM industrial products. In this context, we chose some of these architectures for our analytical tests and the experimental research of this work.

1.2.6.1 The lance-type architecture

A standard PCM cell selected by a MOSFET transistor can be seen in Fig. 1.25. As explained previously, a PCM cell can be basically described as consisting of a top



Figure 1.27: μ trench cell architecture.

Figure 1.28: “Wall” cell architecture.

and a bottom electrode, a plug conductive element (also referred to as the heater) with the function to provide the electrical access to the phase change material, enable current limitation and contribute to the heating of the phase change material during different programming phases, the insulator surrounding the plug and the phase change material itself.

One of the basic cell architectures of PCM devices is the lance-type cell architecture (Fig. 1.26). The lance architecture is vertical and can be realized by etching a via in the dielectric deposited over the bottom electrode. The via is filled with metal to realize the plug. Chemical Mechanical Polishing (CMP) is performed in order to guarantee the planarity of the surface for the phase change material deposition that follows.

The lance structure is suitable for the back end implementation of the final memory device production. Scaling depends on the via diameter and on the available etching and lithography technology resolution. From the first implementations based on GST, lance-type devices have demonstrated capability of good resistance window (higher than three orders of magnitude), high programming speed (SET time = 40 ns and RESET time = 10 ns) and high endurance (up to 10^{12} cycles) [75].

1.2.6.2 The μ trench architecture

The μ trench PCM cell (Fig. 1.27) architecture was introduced by STMicroelectronics in 2004 [42], and it represents the first real industrial PCM product, demonstrating low programming currents, small cell size, good dimensional control and multi-megabit manufacturability [76]. Its vertical structure combines the control of the thickness of a metal layer to define one plug dimension and the critical dimension of the lithographic node used.

This structure has also been implemented in order to study the effects of scaling and the reliability of this technology. In this structure, the interface area is defined by the ring thickness and the trench width. The main resistive contribution of the plug to the programming of the cell (R_{ON}) is in the regions close to the plug/phase change material interface. As a matter of fact, moving from the interface towards the inside of the ring, the current density rapidly decreases due to the larger effective area of the ring. This poses problems for the engineering of the plug, since an appropriate R_{ON} to allow SET and RESET operations without the need of an external selector device to limit the current is difficult to achieve.

Nevertheless, a great advantage of the μ trench architecture is fast programming, thanks to the fact that the peak of the current density is always at the plug/phase change material interface and the reduction of the power dissipated in the plug. However, co-integration with an MOS selector becomes necessary.

1.2.6.3 The “Wall” architecture

The “Wall” structure (Fig. 1.28) represents the direct evolution of the μ trench architecture. When compared to the μ trench cell, the “Wall” structure has better lithographic alignment tolerances while still preserving good programming current control and allows saving one critical mask, thus simplifying the storage element process integration [77]. A thin-film vertical heater element is defined on top of a tungsten contact and a GST layer is directly deposited and self-aligned etched to form the BL. From a functional point of view, this structure enables better engineering of the cell with respect to programming operations [78].

The analysis of the structure efficiency shows that the increase of the heater resistance (for better current control) produces a displacement of the temperature peak inside the plug, with a consequent reduction of the power efficiency of the device [79]. The scaling of cell has to be coupled to a proper selection of the properties (thermal and electrical) of the integrated phase change material. As we will present in the following sections, the reliability studies of this work were performed on state-of-the-art “Wall” PCM devices fabricated in collaboration with STMicroelectronics.

1.2.6.4 The confined architecture

As already pointed out, scaling of vertical structures is limited by the increase of the current density required to program the cell due to the increased contribution of the lateral thermal dissipation of the structure at lower dimensions. The idea of the confined structure is to “confine” the phase change material in the same hole realized to implement the plug element, partially or totally replacing it. This enhances the thermal confinement of the active volume, since the power delivered to the phase change material is confined by the dielectric.




Figure 1.29: Scheme of a confined cell architecture.

Presented in the beginning as a highly scalable architecture [80], [81], the confined structure (Fig. 1.29) showed a big improvement in the final RESET current of the device, which is reduced by up to more than two times and an endurance performance of up to 10^8 cycles. Nevertheless, the key limitation of this structure is the minimum diameter of the via that can be achieved by the lithographic node.

The confined structure is interesting for the better thermal confinement and the consequent increased power efficiency it offers and for the fact that the current density determined by the plug surface is uniform in the phase change material. Nevertheless, this means that once the critical current density required to melt the phase change material is reached, the entire phase change material volume is involved in the melting. For this reason, it is quite difficult to achieve intermediate resistance states between the fully SET and the fully RESET state of the device.

In fact, in the architectures described in the previous sections, current density decreases in the phase change material as we move away from the plug/phase change material interface towards the top electrode. This indicates that a proper control of the current density can change the total volume of phase change material involved in the melting process. As a result, it is possible to program the cell to different intermediate resistive states by simply controlling the amplitude of the electrical pulse(s) applied to the cell. In contrast, in the confined structure, this resistance control can be achieved only by partially recrystallizing the melted phase change material at the end of the programming procedure, which requires a highly accurate control of the electrical pulse shape applied to the cell.

In conclusion, the evolution of the cell architecture along the years, has led to the progressive scaling of the plug/phase change material interface, thus enabling the reduction of the final programming power of the device and opening the way for PCM technology towards embedded applications. In order to improve the program-

ming speed of the device, the current density increase provided at the plug/phase change material interface in the μ trench structure represents a great solution, also in terms of programming power reduction. However, the absence of a real intrinsic current limitation requires external current control that should be provided by an access transistor, which makes the μ trench architecture not suitable for crossbar applications. In terms of thermal confinement of the phase change material and consequent reduction of programming current density, the confined structure represents the best solution. However, this structure requires highly conformal deposition techniques. The best compromise in terms of fabrication process, scaling capability and device engineering opportunity, is the “Wall” structure that represents nowadays the state-of-the-art of industrial PCM products.

1.2.7 Phase Change Memory Scaling

Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies such as DRAM or Flash memory. On the contrary, PCM relies on a programmable resistance, as well as scalable currents and thermal mechanisms. To employ PCM as a DRAM alternative and exploit its scalability, PCM must be architected to address relatively long latency, high-energy writes and finite endurance [82].

A critical aspect of any new semiconductor technology is its ability to continue to extend Moore’s law, both explicitly (smaller memory devices) and implicitly (higher performance through faster devices). Scalability may have many aspects to this item. For example, for a PCM cell, the scalability of the access device (which usually consists of a diode or a transistor) is equally important as the scalability of the memory cell itself. In fact, in most PCM devices, the cell size is determined by the selector size rather than by the storage element itself.

PCM scaling should reduce required programming current. As the contact area decreases with decreasing feature size, thermal resistance increases and the volume of phase change material that must be cooled into an amorphous state during a RESET operation to completely block current flow decreases. These effects enable the use of smaller access devices for current injection. In fact, as feature size scales linearly ($1/k$), contact area decreases quadratically ($1/k^2$) and heater height decreases linearly ($1/k$). Reduced contact area and heater height causes resistivity to increase linearly (k). The thermal resistance of the heater also increases linearly with increasing k . As a consequence, the required programming current decreases linearly ($1/k$) [75].

Nevertheless, operational issues arise with aggressive PCM technology scaling. As the contact area decreases, lateral thermal coupling may cause programming currents for one cell to affect the state of adjacent cells. Luckily, these effects

can be considered negligible. Temperature decreases exponentially as the distance from the programmed cell increases, suggesting no significant impact from thermal coupling [83].

As far as scaling of the phase change material is concerned, several properties, such as crystallization temperature T_{CRYST} , optical and electrical properties are changed as the film thickness is reduced. More specifically, it has been found that crystallization temperature is a very strong function of the material that the amorphous semiconductor is sandwiched between. A strong (almost exponential) increase in T_{CRYST} can be observed when the phase change material film thickness is reduced below a certain thickness, while a direct transformation from the amorphous into the hexagonal phase (without passing through the metastable fcc phase) is possible as GST films become thinner [84]. Moreover, a reduced film thickness results in an increase of activation energy, which corresponds to an increase in the crystallization temperature [85].

In addition to the changes in crystallization behavior, changes in the structural relaxation may occur as the film thickness is scaled down [86]. T_{CRYST} and crystallization speed may differ as well, depending on whether the crystallization procedure begins from the amorphous as-dep material or from an amorphized melt-quenched volume. One reason for this behavior may be the existence of small nanocrystallites in both amorphous phases, which are more evident in the melt-quenched phase. The existence of nuclei can strongly influence the crystallization behavior, causing a big difference in the crystallization speed that is observed between the crystallization of the as-dep material and the subsequent recrystallization of melt-quenched materials in terms of switching time [87]. Finally, in terms of electrical properties, it has been demonstrated that the resistivity of thin amorphous, as-dep films of GST is double with respect to that of thicker films [85].

Another interesting field of study is the scaling in time. Concerning the time required to melt the phase change material, there have been examples of phase change materials that can be molten in times on the order of a few ps in a non-thermal melting process, while phase change materials with crystallization times of about 500 ps have been found [88], thus bridging the gap between the long time necessary for the SET and the RESET operation in phase change memories. This means that PCM shall not be limited by the performance of conventional phase change materials for several future technology nodes.

1.2.8 PCM Applications and Challenges

Phase Change Memory has made rapid progress in a short time, having left behind older technologies in terms of both sophisticated demonstrations of scaling to small device dimensions, as well as integrated large-array demonstrators with impressive data retention, endurance, performance and yield characteristics. PCM supports the promise of scalability beyond that of other memory technologies, with proven scalability down to the 5 nm node [74].

The range of applications in which PCM technology can be used is quite extensive, including [89]:

- i. ultra high-performance memory subsystems to achieve solid-state drive (SSD) performance and reliability that is unachievable with Flash NAND and at power consumption levels that cannot be achieved with conventional SRAM technology;
- ii. execution memory in embedded systems, thanks to its single bit-alterability;
- iii. wireless systems for data storage and/or direct software execution (read latency comparable to DRAM);
- iv. computing platforms where the non-volatility of stored data allows for energy saving.

In order to become competitive in these markets, PCM needs to match the cost of existing technologies in terms of cell size and process complexity, providing good perspectives in future scalability and finding application opportunities in the optimization of the overall memory system.

Currently, one of the most critical issues that prevents PCM from accomplishing large scale adoption in the NVM market is its large programming current. Since the cell selector must provide this large programming current, it can be concluded that the selector device area may become the limiting factor in device density. For this reason, a reduction of the programming current would be beneficial not only for the decrease of the power consumption but also for applications where high density is necessary. Finally, two additional challenges remain for this technology and prevent it from becoming a definitive Flash replacement in the near future: data retention in high temperature environments (such as automotive applications) and multilevel capability.

A comparison of PCM with established memory technologies (DRAM, SRAM, Flash) that also highlights its potential for use in embedded and stand-alone applications follows next. Furthermore, the concept of Storage Class Memory, for which PCM seems to be an ideal candidate, is introduced. The stringent requirements for use of PCM in automotive applications are discussed, while the Multilevel Cell

Table 1.1: Stand-alone memory features in 2014 - Commercial products performance. Adapted from [90].

	SRAM	DRAM	Flash NAND	FeRAM	RRAM	STT-MRAM	PCM
Non-Volatility	NO	NO	YES	YES	YES	YES	YES
Endurance	High 10^{15}	High 10^{15}	Low 10^5	High 10^{12}	Low 10^6	High 10^{15}	High 10^{12}
Latest node produced	10 nm	30 nm	15 nm	65 nm	130 nm	90 nm	45 nm
Cell size [F²]	Very Large 150 F ²	Small 6 – 20 F ²	Very Small 4 F ²	Medium 20 – 40 F ²	Small 6 – 20 F ²	Small 6 – 20 F ²	Small 6 – 20 F ²
Write speed [ns]	High (5 - 10 ns)	High (10 ns)	Low (10^4 ns)	Medium (50 ns)	High (20 ns)	High (10 ns)	Medium (75 ns)
Power consumption	Very Low	Low	Very High	Medium	Low	Medium / Low	Medium
Cost [\$/Gb]	Low (\$1/Gb)	Low (\$1/Gb)	Very Low (\$0.05/Gb)	High (\$100/Gb)	Very High (\$5k/Gb)	High (\$100/Gb)	Medium (few \$/Gb)

Established memory
Emerging memory

programming capabilities and the factors that affect its reliability are also examined at the end of the Section.

1.2.8.1 Universal Memory

The extent to which non-volatile memories (NVM) have invaded our everyday lives is truly remarkable. From music on MP3 players to photos on digital cameras, stored e-mail and text messages on smartphones, the documents we carry on our USB drives and the program code that enables everything from our portable electronics to cars, NVM, mainly Flash memory, is everywhere around us.

New NVM candidate technologies have been under consideration as possible Flash replacements for more than a decade. For these reasons, PCM is expected to compare to the major incumbent memory technologies in terms of cost and performance. Table 1.1 summarizes the basic features of existing memory technologies (SRAM, DRAM, NAND Flash memory) and memory concepts that have emerged during the past decade, indicating the superior performance of PCM and its potential to be used in a wide range of possible applications.

As far as the comparison to SRAM is concerned, PCM has proven its ability to scale down and thus compete with the large SRAM cell size, even though a large access device may be used for the PCM cell. Nevertheless, SRAM performance is hard to match. The performance limiter for PCM is the SET programming speed, which depends on the crystallization speed of the phase change material. Furthermore, the most stringent requirement for any emerging memory technology that seeks to replace SRAM is endurance. The read/write endurance of SRAM

is substantially infinite. While read endurance does not pose significant issues for PCM, the required write endurance should be in the order of 10^{15} cycles, which is almost impossible to achieve.

The endurance requirement appears more relaxed for DRAM, where it is approximately 10^8 cycles and lies well within the reach of PCM. However, the factor that limits the potential of PCM as a possible DRAM replacement is power consumption. This issue might seem difficult to solve, since in PCM every write cycle involves heating to temperatures ranging from 400 to 700 °C, even though DRAM turns out to be a power-hungry technology. This feature is not due to its periodic refresh, which takes place only infrequently, but is rather attributed to the simultaneous addressing of multiple banks within the chip. For every bit that passes into or out of a DRAM chip, multiple devices are internally accessed, rendering the need to write after every read operation an inevitable solution. Therefore, PCM could potentially suggest a low-power alternative to DRAM by simply being non-volatile, despite the inherently power-hungry nature of PCM write operations.

For stand-alone memories, cost is directly proportional to memory cell size. State-of-the-art DRAM cells occupy $6F^2$ in chip area. This means that in order for PCM to be competitive with DRAM, the PCM cell size would need to be of this size or smaller. Moreover, DRAM development is bound to encounter scaling limits associated with storage interference, device leakage and challenges in integrating high aspect-ratio capacitors in tight spaces.

NOR Flash memory cells occupy about $10F^2$ and exhibit a read time of a few tens of ns or more. The write speed for NAND Flash is typically around 10 μ s and the write/erase endurance is only 10^5 cycles. These characteristics are well within the capabilities of current PCM. In addition, due to difficulties in scaling the tunnel oxide thickness below the 45 nm node, NOR Flash is seen as the most popular replacement option by most PCM developers.

NAND Flash, on the other hand, is a much harder target, despite the superiority of PCM in both endurance and read performance. The biggest challenge in this case is cost. A NAND Flash memory cell only occupies $4F^2$ of chip area and, as can be seen in Table 1.1, is able to maintain this area occupation feature through at least the 15 nm technology node, by using trap storage technology and possibly 3-D integration [91].

Multilevel Cell NAND has demonstrated its capability of storing two bits per single memory cell for years and there is promise for this to be extended up to four bits per cell. Therefore, the prerequisites for PCM to replace NAND Flash are $4F^2$ memory cell size, at least 2-bit MLC capability and 3-D integration to further increase the effective number of bits per unit area of underlying silicon. As will be discussed later, PCM can easily achieve MLC storage [92].

The non-volatility of Phase Change Memory is another major advantage since it does not require a periodic refresh of the stored content as is the case of DRAM. However, the limited programming speed due to the low crystallization speed of the phase change material, the weak endurance performance and the relatively high power consumption of this memory technology are serious issues that need to be overcome before the replacement of SRAM and DRAM by PCM becomes a reality.

1.2.8.2 Storage Class Memory

Storage-class memory (SCM) combines the benefits of a solid-state memory, such as high performance and robustness, with the archival capabilities and low cost of conventional hard-disk magnetic storage. Such a device would require a solid-state non-volatile memory technology that could be manufactured at an extremely high effective density, achieved by a combination of sub-lithographic patterning techniques, multiple bits per cell and multiple layers of devices [5], [93].

While the goal to develop a non-volatile, low-cost, high-performance, solid-state memory that could extend beyond Flash memory always persists, the need for a solid-state memory technology that meets the demands of future storage server systems is also evident. Bridging the two classes of memories is the potential solution for significant system performance improvements in all types of computing systems with the insertion of such an NVM technology within the storage-memory hierarchy. The emergence of a NVM technology that combines high performance, high density and low cost could bring about dramatic changes in the memory and storage hierarchy for all computing platforms. Moreover, a sufficiently low cost-per-bit could ultimately result in an SCM device, which could in turn replace magnetic HDD's in enterprise storage server systems.

Among all emerging semiconductor memory technologies, PCM is seen as the ideal SCM candidate. PCM has been shown to offer excellent performance and inherent scaling capability beyond the 45 nm technology node. While 90 nm PCRAM chips with competitive memory cell size are in production by multiple vendors, general acceptance of Phase Change Memory as a SCM is by no means imminent. These early production chips are mostly targeted for NOR Flash replacement [94].

A number of challenges awaits solutions in order for Phase Change Memory to become a true candidate for SCM. Resistance drift in PCM offers the toughest challenge for MLC operation, which is essential for storage applications. Phase change material deposition into confined memory elements for RESET current reduction and better thermal isolation will need a lot more work, but the results so far are promising and the performance optimization that results from device and material engineering emphasizes the potential of PCM to establish itself as a competitive SCM candidate.

1.2.8.3 Automotive Applications

The automotive industry has experienced an explosive growth in the adoption of electronics in vehicles over the last decade. Industry estimates show that electronics components have grown from 15 to 20% of the total production cost of an average car in 2007 to as much as 40% in 2015. The main drivers for automotive electronics are fuel economy, safety improvement, driver comfort and convenience, as well as regulatory mandates.

Automotive electronics have in turn evolved from single-purpose microcontrollers to high-performance computing platforms that manage multiple tasks and functions in an automobile. Highly reliable, high-capacity solid-state memory technologies are required to support the computation and data storage demands of modern automotive systems and sustain the increased processing power and data storage needs of the new generation of automotive electronics systems.

It is thus clear that automotive applications present unique challenges for storage products. Electronics in vehicle must be designed to operate reliably at extreme temperatures (working temperature range from $-55\text{ }^{\circ}\text{C}$ up to $150\text{ }^{\circ}\text{C}$) and consistently over the life of the vehicle presenting a lifetime from 15 up to 30 years. Robustness against data corruption in a sudden power loss event and zero defect requirement are additional desired performances that have to be met to fulfill the evolving automotive application demands.

The automotive environment represents a challenging target for PCM technology, mainly because of the high temperature at which programming operations and storage have to be guaranteed. The only possible way to overcome this limit is the engineering of the integrated phase change material, in order to make PCM a competent candidate for Flash replacement.

1.2.8.4 Brain-inspired computing

Brain-inspired computing has been a theoretical research topic for a long time and is still facing implementation issues [95]. Only a few industrial applications have made their appearance even though the existing computing capabilities are powerful and seemingly capable of solving even the most complex problems. Implementation limitations are linked to two main difficulties:

- the “emulation” of the behavior of synapses and neurons with transistors, since standard CMOS technology is not conceived for devices compatible with neurons requirements;
- the neuron connectivity, which is mainly linked to the 2D-layered implementation used in order to simplify CMOS integration.




Figure 1.30: (a) Biological neuron and synapse. (b) Equivalent circuit for a synaptic connection [97].

Some solutions have been proposed to cope with these issues. An analog neuron is an elegant implementation solution to reduce the number of transistors needed for a neuron (Fig. 1.30(a)-(b)). However, while reducing the number of transistors, a large capacitance is needed for achieving an adequate RC delay. Time multiplexing is currently used, but limits the overall performance, while increasing the power consumption due to high-frequency operation. Moreover, the increasing capacitance of wires in advanced technologies is a limiting factor for this solution [96].

To overcome these issues, a novel low-power architecture, referred to as “2-PCM Synapse”, has been introduced in the literature [97]. The idea is to emulate synaptic functions in large-scale neural networks thanks to two PCM devices constituting one synapse as shown in Figure 1.30(b). The two devices have an opposite contribution to the neuron’s integration. When the synapse needs to be potentiated, the Long Term Potentiation (LTP) PCM device undergoes partial crystallization, increasing the equivalent weight of the synapse. Similarly, when the synapse must be depressed, the Long Term Depression (LTD) PCM device is crystallized. As the LTD device has a negative contribution to the neuron’s integration, the equivalent weight of the synapse is reduced. Furthermore, because gradual crystallization is achieved with successive identical voltage pulses, pulse generation is greatly simplified.

Brain inspired computing is an emerging field that can extend the capabilities of information technology beyond digital logic. Electronic synapses made by Phase Change Memories are capable of emulating the functions and plasticity of biological synapses, thus bringing themselves to the center of studies seeking the key building blocks of brain-inspired computational systems. Recent studies have demonstrated that power consumption can be reduced by tuning the SET and the RESET resistance, without penalty to the system’s learning capability [98].

1.2.8.5 Multilevel Cell (MLC) Phase Change Memory

Multilevel Cell storage, namely storage of multiple bits per PCM cell, is a key factor for increasing memory capacity and thus enhancing cost-per-bit competitiveness of PCM technology. MLC storage in PCM is achieved by accurate programming of




Figure 1.31: Concept of iterative program-and-verify scheme for multilevel programming on PCM cells [99].




Figure 1.32: Schematic illustrating the basic iterative programming concept using a sequence of adaptive write-and-verify steps [99].

the memory cell to intermediate resistance levels between the SET and the RESET state taking advantage of the ability of a memory cell to store analog data in order to encode more than one bit of digital data per cell. The programming space is defined by the characteristic programming curve, which quantifies the change of the cell resistance as a function of the programming current or voltage [99], [100].

Process variability as well as intra-cell and inter-cell material parameter variations give rise to deviations in the achieved resistance levels from their intended target values. As a result, the same programming pulse applied to an ensemble of cells gives rise to different temperature profiles within the cells. Therefore, single-pulse programming has not been considered as a viable option for MLC storage because the resulting resistance distributions are relatively broad.

One solution to address this problem is employing iterative programming strategies which use multiple write-and-verify (WAV) steps until the desired resistance level is reached. The concept of iterative multilevel programming using a sequence of WAV steps can be seen in Fig. 1.31. The amplitude of the programming pulse in each iteration is updated based on the error between the programmed and the target resistance level. The goal of this adaptive algorithm is to efficiently track the programming curve of each cell towards an accurate and fast programming of any target level.

Programming starts with a RESET pulse and progressively crystallizes the active memory element with a series of pulses of increasing current (partial RESET programming). In this case, the left part of the programming curve in Fig. 1.32 is utilized and re-initialization is required in case of resistance undershoot. Alternatively, programming can start with an initial SET pulse and then melting pulses of varying amplitude are used to increase or decrease the resistance (partial SET programming).




Figure 1.33: Distributions of four resistance levels by write-and-verify (WAV) writing and normal (single-pulse) writing at room temperature [100].




Figure 1.34: Distribution of programmed resistance levels for multilevel PCM using iterative write-and-verify [99].

Fig. 1.33 shows well-defined distributions of four resistance levels [(00), (01), (10), (11)] using a WAV writing technique compared to the resistance distributions obtained by standard single-pulse programming [100], while Fig. 1.34 shows the distribution of resistance levels for 3-bit programming obtained on a PCM test array, by applying rectangular pulses in bidirectional mode, i.e. programming from high-to-low and from low-to-high resistance levels [99].

In order to design an effective programming algorithm, a thorough understanding of the characteristics of the PCM cells is essential. Reliability of multilevel-cell phase change memory is adversely affected by resistance drift, which causes the distributions of programmed resistance levels to shift from their initial positions after programming and move further apart, thus increasing the average resistance margin between adjacent levels over time. At the same time, the dispersion of each distribution does not change appreciably with time. Therefore, in order to reliably detect the stored levels, appropriate level thresholds have to be placed between distributions of adjacent levels and these thresholds should be adjusted over time according to the shift of levels due to drift. In practice, adjustment of the thresholds may be achieved by using reference cells, i.e. cells with known stored data, used to estimate the changing resistance values over time.

Reference cells may be used to cope with the shift of resistance levels over time; however, their effectiveness is limited due to the stochastic nature of drift. This is because drift is a random process and thus the increase of the resistance of each cell evolves in a stochastic manner. Moreover, the rate of increase, i.e. the drift coefficient v , is itself a random variable. While it is true that the average drift exponent increases with the cell resistance, significant variability is typically observed around the mean values. Because of this, a small number of cells from each

resistance distribution exhibits a distinctly different drift exponent from the rest. Decoding errors may occur when two resistance levels overlap in the course of time due to drift behavior deviating from the average one [68]. The drift of the resistance levels impacts the reliability of the device for multilevel storage, especially when the density of levels is increased in order to increase the raw capacity in bits-per-cell. Therefore, the resistance margin between adjacent resistance states has to be well defined and maintained.

Among the factors affecting the performance of PCM, drift definitely represents the most important to overcome in order to enable MLC storage. Due to the intrinsic nature of the phenomenon, different solutions have been proposed at system level [68], [101], showing the capability for PCM technology of multilevel storing at the expense of reduced programming speed, while the reduction of resistance drift by phase change material engineering is another solution and the subject of current active research in the PCM research community.

1.3 Summary of the Chapter

Silicon-based semiconductor memories can be categorized into two main groups: volatile and non-volatile. Volatile memories, such as SRAM and DRAM, need voltage supply to retain their information, while non-volatile memories, namely Flash memory, hold their information without one. DRAM, SRAM and Flash are today's dominant solid-state memory technologies, which have been around for a long time, with Flash being the one most recently introduced.

SRAM is usually built in CMOS technology in a six-transistors configuration, where two cross-coupled inverters are used for data storage. DRAM is built using only one transistor and one capacitor component, allowing it to reach much higher density, therefore offering lower cost per bit. Flash memory bases its operation on a floating gate component. Flash is further divided into two categories: NOR, characterized by a direct write and a large cell size and NAND, characterized by a page write and small cell size.

Non-volatile memories are highly reliable and can be programmed using a simple microcomputer. They can be found virtually in every modern electronic equipment. Emerging non-volatile memories have always captivated the interest of research and their potential to be used as a "Universal Memory" in data systems is undeniable. The main contenders among the emerging non-volatile memory concepts are MRAM, FeRAM, PCM and ReRAM. Among them, PCM seems to be the memory technology that has made rapid progress in a short time, leaving behind older technologies in terms of sophisticated demonstrations of scaling to small device dimensions. Moreover, it has shown promise to succeed conventional memory technologies, such as Flash memory and thus play a broad role in the entire storage hierarchy.

PCM bases its operation on a reversible phase transition between the amorphous and the crystalline phase of a chalcogenide material, usually $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) or GeTe, which have been extensively used for optical recording media. The resistance of a phase change material can be modified by applying an appropriate voltage or current pulse capable of providing a temperature gradient in the active region of the cell, thus modifying the material organization between an amorphous and a crystalline phase. The amorphous region inside the phase change layer can be crystallized by applying SET pulses, increasing the device conductance. The magnitude of the relative increase in conductance can be controlled by the pulse amplitude and by the equivalent pulse width. Amorphization, on the other hand is a more power-hungry process and is not progressive with identical pulses.

The crystalline phase of the phase change material represents the Low Resistance State. The main mechanisms resulting in a crystalline phase are nucleation and growth, which directly impact the performance of a PCM device, in particular in terms of speed of the SET programming operation. The amorphous phase of the phase change materials corresponds to the High Resistance State and has been largely studied in order to understand the origin of the electronic switching phenomenon, which consists the base of PCM programming as well as the effects of the structural relaxation of the amorphous phase on the device performance.

Despite the fact that structural relaxation of the amorphous phase leads to resistivity drift, which consists of a resistance increase over time, this phenomenon does not seem to affect the reliability of the technology when a memory cell is programmed in the SET or the RESET state. However, for Multilevel Cell applications, the mechanisms behind this phenomenon need to be fully understood. Another possible problem that PCM technology might face, concerns the high current density needed to perform a RESET operation. Luckily, decrease of the cell size results in a consequent current density decrease. A further reliability issue of this technology is the thermal stability of the amorphous phase at high temperatures, which might prevent PCM from addressing automotive applications, where the working temperature ranges up to 150 °C.

Nonetheless, despite all the problems PCM might face, it always remains the most mature among emerging non-volatile memory concepts. PCM has reached a scalability level beyond that of other memory technologies and has demonstrated its suitability for embedded applications, thus rendering itself an already confirmed industrial reality. The range of applications in which it can replace Flash memory is wide; PCM can be competitive against established memory technologies, demonstrating potential to be used as execution memory in embedded systems and computing platforms. At the same time, the wide resistance difference between the SET and the RESET state allows it to store more than one bit of digital data per cell, thus increasing its density and reducing its cost per bit.

Performance Optimization of Phase Change Memory

Memories are becoming increasingly fundamental in electronic systems thanks to the shift from “computer-centric” to “data-centric” servers, where the bottlenecks are expected to be storage and I/O connections. One of the key challenges to sustain this development is the optimization of the energy consumption of portable devices and databases. Emerging memory technologies capable of delivering better performance while consuming less power could play a key role in future IT development.

Phase Change Memory provides an attractive set of features, which is quite interesting for novel applications, while its ability to match the cost of existing memory technologies and provide a good perspective in terms of scalability makes PCM a promising candidate to enter a well established memory market. Nevertheless, one of the key challenges of PCM cell scaling is power reduction, mainly due to the programming current.

Most of the development has focused on the cell architecture optimization in order to increase programming efficiency, however, it has been shown that it is possible to reduce the programming current of a standard PCM cell by proper material engineering. The reliability optimization of PCM devices based on alternative to GST materials is the focus of the present Chapter. Through a series of extensive characterization tests, we studied the reliability enhancement thanks to an innovative N-doped Ge-rich chalcogenide material.

This Chapter starts with a description of the procedure followed for the experimental testing of state-of-the-art PCM devices. The main electrical parameters which are of great interest for the scope of this work are introduced, while the device behavior is discussed in depth. Then, the equipment used to perform the electrical measurements is briefly introduced. Later on, the main reliability issues of PCM technology are examined and the benefits of Material Engineering on the device performance are introduced. Finally, the results of our extensive characterization on PCM devices are explained in depth and an innovative pulse sequence, capable of providing optimal programming conditions in industrially compatible times, is introduced.

2.1 Electrical Characterization of the PCM Cell

The study of the electrical behavior of highly scaled PCM devices and the evaluation of their electrical performance necessitates the use of equipment enabling pulse widths of few ns combined with a high output slew rate. The latter is fundamental to allow rise and fall times of a few ns to quench the molten phase change material, which is needed to program the memory device in its RESET state.

At the same time, the wide programming window PCM devices demonstrate, which in some cases exceeds three orders of magnitude, requires a highly accurate sensing for all possible resistance states in which the cell can be programmed. In order to be able to perform statistical analysis and model the behavior of devices, a large number of tests on a broad number of devices is required, which emphasizes the need for a fast and fully automatic characterization system. Furthermore, electrical characterization performed at high temperature must be equally reliable as the one performed at room temperature. In the following paragraphs, we will introduce the main electrical parameters taken into account during the experimental tests, as well as the devices and the setup used for our experimental analysis. We will then focus on the main reliability issues typical of a phase change memory cell and the procedures used during our tests to evaluate these aspects in our devices.

2.1.1 Main Electrical Parameters

A Phase Change Memory cell is a two-terminal device, which bases its functionality on the strong resistivity difference between the amorphous and the crystalline phase. In order to model the electrothermal behavior of the cell, the properties of each phase of the chalcogenide material have to be taken into account since they give rise to a specific current-voltage characteristic that depends on the structure of the device and on the integrated phase change material. To this purpose, a thorough understanding of the electrical properties of the phase change material is necessary.

Fig. 2.1 shows a typical I-V curve of a PCM device. Starting from the RESET state (filled dots), the increase in the voltage across the phase change material produces an increase in the conductivity of the amorphous material, which is confirmed by the change of the RESET curve slope at voltages higher than 0.5 V. Once the threshold voltage V_{TH} is reached, threshold switching occurs, as indicated by the voltage snap back. The device is in the ON state and while being in a SET range of currents, it can reach temperatures favorable for recrystallization, achieving a SET state once the pulse is removed. If the current provided is higher than this range (approaching the melting current I_M), the phase change material melts and depending on the slope of the pulse trailing edge, it can either preserve its amorphous structure (abrupt quenching) or recrystallize (long fall time). An increase in the conductivity of the phase change material at voltages higher than 0.5 V can also




Figure 2.1: Current-voltage characteristic of a PCM device initially programmed in the SET (empty dots) and in the RESET state (filled dots).

be observed when starting from the SET state (empty dots). Once the SET state is highly conductive, it experiences a strong change of the material structure only when the phase change material reaches its melting temperature.

In order to summarize the electrical behavior of the cell, the main electrical parameters that can be extracted from the I-V characteristic are:

- i. the holding voltage, V_H , which is defined as the voltage drop across the phase change material in the ON state;
- ii. the threshold voltage V_{TH} that represents the voltage at which a memory cell initially programmed in the RESET state switches to the highly conductive ON state;
- iii. the RESET current I_{RESET} ;
- iv. the SET current I_{SET} ;
- v. the melting current I_M ;
- vi. the slope R_{ON} that represents the resistance of the device, once the phase change material is in its ON state.

The ON resistance equals the sum of the resistance of the plug element of the device and the resistance of the phase change material that is not involved in the transition to the ON state. This means that the plug is the only way to make a PCM device self-limiting, i.e. controlling the current through the device during threshold switching.

Direct application of a voltage to a memory device that is initially programmed in the RESET state may result in currents not sustainable by the device once the

threshold voltage is reached. These currents may lead to device degeneration and, thus, a memory access device capable of limiting the current flowing through the cell (e.g. a transistor or a diode) is necessary. From the I-V characteristic of the PCM device, the voltage drop across the cell as a function of the current when the cell is in the ON state can be described as

$$V_{\text{CELL}} = R_{\text{ON}}I_{\text{ON}} + V_{\text{H}}. \quad (2.1)$$

The final power delivered to the device will therefore be

$$P_{\text{CELL}} = R_{\text{ON}}I_{\text{ON}}^2 + V_{\text{H}}I_{\text{ON}}. \quad (2.2)$$

2.1.2 Thermal Parameters

In the calculation of the power delivered to the cell, it is important to take into account both voltage contributions, namely the one from the ON resistance (Joule heating) and the one from the holding voltage. In fact, the latter term is the real voltage drop across the phase change material layer in the ON state during programming.

Considering the device from a thermal point of view, the thermal efficiency of the cell is related to the thermal resistance of the PCM cell R_{TH} . As a matter of fact, we have

$$\Delta T = P_{\text{CELL}}R_{\text{TH}}. \quad (2.3)$$

When power is provided to a PCM device, a temperature increase, ΔT , is generated in the phase change material that depends on the structure and on the thermal conductivity of the materials surrounding the active region of the phase change material. Since the power delivered to the cell is used to increase the temperature of the phase change material, the higher is R_{TH} , the lower is the final power needed to achieve the target temperature increment. R_{TH} depends on the thermal conductivity of the materials that surround the active volume of the phase change material, in particular, the plug, the interface between the plug and the phase change material and the crystalline phase of the phase change material that is not involved in the phase transition [102].

The plug is the metallic element of the PCM device that provides electrical access to the phase change material. Its geometry defines the area and the geometry of the interface between the plug itself and the active volume. The material composition of the plug as well as its geometry impact the functionality and the thermal efficiency of the memory cell. Its resistance has to be matched with the phase change material resistivity, in order to optimize the position of the temperature peak at the plug/phase change material interface [102].

Considering a different optimization approach, we can engineer the plug material while keeping the cell geometry unchanged. The resistivity of the plug can be

also engineered in order to enable the self-limitation of the current through the device, which is required for example in memory architectures where the access device provides no current limitation (such as in cross-bar architectures where the access device is a diode). The plug thermal conductivity can be tuned by material engineering, in order to obtain a better thermal confinement of the cell. A decrease of the thermal conductivity is accompanied by a consequent increase of the plug resistivity (as predicted by the Wiedemann-Franz law [38]), also giving rise to an increase in the final power dissipated in the cell, as shown in Eq. 2.2, where, in the case of an increased plug resistivity, the main contribution to R_{ON} is effectively the plug resistance.

This means that the main functions of the plug element involve the electrical accessibility of the memory cell, as well as providing a series resistance with the phase change material volume, limiting the programming current through the cell. The plug also contributes to the thermal confinement of the active region of the memory device and defines the plug/phase change material interface area.

The interface between the plug and the phase change material represents the heart of the phase change memory. The functionality and the lifetime of the device depend on the quality of the deposition and the subsequent adhesion of the phase change material to the plug surface [103]. In fact, this region experiences the highest thermal stress during cell programming [104]. Moreover, the higher is the scaling of the device, the higher is the quality of the interface required [45].

In order to reach a specific temperature in the device, independently of its size, a specific current density J is required, that, to a first approximation, depends only on the materials parameters and the cell geometry. Current control is usually provided by an external MOS selector, thus the plug resistive contribution can be eliminated (by removing the plug), which reduces the final power dissipated in the PCM device. This means that the surface area of the plug/phase change material interface directly impacts the final programming current of the device. For a given cell structure and a given material, once the current density required to program the device to its RESET state is known, the final RESET current can be fixed by scaling the plug area A_{PLUG} , as denoted by the following equation:

$$I_{RESET} = J_{RESET}A_{PLUG}. \quad (2.4)$$

2.1.3 The Device

The analytical devices under test were designed to provide full access to the top and the bottom electrode of the two-terminal cell. The standard bottom electrode consists of an AlCu alloy, capped with a Ti/TiN layer to improve the adhesion to




Figure 2.2: General setup used to characterize a PCM cell. The cell current is limited by an external series resistance (R_{LOAD}). On the right, the waveforms applied to the series of the cell and the load resistor (V_{PULSE}) and the voltage acquired on the PCM device (V_{CELL}) are shown. The voltage drop across R_{LOAD} allows calculating the current flowing through the cell during pulse application.

the plug interface, whereas the top electrode is made of copper. The devices under test are single 1R cells, where no selector is co-integrated with the memory element.

The study of single PCM cells enables the monitoring of the behavior of the integrated phase change material. All devices under test were fabricated on 200 mm wafers. The use of single-cell devices as a test vehicle enabled the fabrication of a large number of devices on a single wafer in order to increase the obtained statistics.

In order to limit the current flowing through the PCM device, a load resistance R_{LOAD} is placed in series with the cell (pull-up configuration - Fig. 2.2). The voltage drop across the load resistor during the pulse application is acquired through an oscilloscope in order to calculate the final current provided to the device, according to the following equation:

$$I_{CELL} = \frac{V_{PULSE} - V_{CELL}}{R_{LOAD}}, \quad (2.5)$$

where V_{PULSE} is the voltage applied to the series of cell and load resistor and V_{CELL} is the voltage acquired across the PCM device.

The sizing of the external load resistance is fundamental for the study of the cell and depends on the electrical parameters of the device. The value of the load resistance needs to ensure that the current required for the RESET operation can be reached. Since the maximum V_{PULSE} is limited by the maximum voltage that can be provided by the equipment, the series load resistance has to be adapted accordingly in order to guarantee that the cell can be programmed to its RESET state. Moreover, the minimum resolution of the measurement of the voltage drop across the load resistance has to allow the acquisition of low current values, whereas

the value of R_{LOAD} must also guarantee the possibility to screen currents able to crystallize the cell at the threshold voltage V_{TH} .

In Fig. 2.2 we report an example of the acquired waveforms of the evolution of the voltage applied, V_{PULSE} and the voltage measured across the cell, V_{CELL} . The device is initially programmed in the RESET state and, thus, the voltage applied drops completely across the cell. Once the threshold voltage is reached, the cell enters its ON state and starts being highly conductive. As a result, the voltage drop across the cell is reduced and the drop across the load resistance is increased.

Since current limitation is provided externally, a limitation on the bandwidth is to be expected due to the parasitic capacitance C_{P} of the system. C_{P} results from the sum of all parasitic contributions of the external cables, the probe needles used to contact the device electrodes and the capacitance between the top and the bottom electrode of the device. The pole generated by C_{P} depends on the variable resistance of the cell, R_{CELL} , which depends on the current (on the voltage), so that we have a current dependent bandwidth, according to equation

$$f_{\text{BW}}(I_{\text{CELL}}) = \frac{1}{2\pi C_{\text{P}} [R_{\text{CELL}}(I_{\text{CELL}}) \parallel R_{\text{LOAD}}]}. \quad (2.6)$$

This means that if the device is in the amorphous state (high R_{CELL}), the limitation to the voltage increase across the cell depends only on the load resistor, representing the worst case for the bandwidth limitation. The load resistor has to be the lowest possible in this case, whilst still fulfilling the requirements mentioned in the previous paragraph.

During the application of a pulse across a cell in the HRS, C_{P} is charged until the threshold voltage of the device is reached. The cell then switches to its highly conductive ON state and the system experiences another transient phenomenon before recovering its stability (in fact, the final voltage across the cell will be lower than V_{TH}). C_{P} discharges on the parallel connection of the cell and R_{LOAD} , thus giving rise to a peak of current through the device that is approximately equal to

$$I_{\text{PEAK}} = V_{\text{TH}} R_{\text{ON}}. \quad (2.7)$$

R_{ON} includes the resistive contributions of all the elements of the device, in particular the resistance of the plug R_{PLUG} , the resistance contribution of the top and the bottom electrode and the relative access lines, R_{LINES} , and the resistance of the phase change material that, after the switching event, is taken to its ON state.

The recovery of the stability in the cell is provided after a characteristic time, which is proportional to C_{P} ($R_{\text{ON}} \parallel R_{\text{LOAD}}$). This recovery transient can represent a source of thermal stress for the cell, therefore adversely affecting its endurance performance. A proper reduction of C_{P} can reduce the impact of this phenomenon. As we will see, in order to increase the bandwidth of the programming system and

reduce the transients duration, an innovative pulse sequence was engineered. The co-integration of the PCM elements with the testing circuit that will be the focus of the following Chapter, has the purpose to eliminate the main parasitic distributions that affect system performance.

2.1.4 The Equipment

The electrical characterization of a PCM device consists of three main parts:

- i. the application of a voltage/current on the device;
- ii. the sensing;
- iii. the final acquisition of data.

For voltage generation, an Agilent 81110A pulse/pattern generator capable of 2 ns transition time and 5 ns pulse width was used. The generator enables the application of trains of pulses as well as of combined pulses (e.g. sum of two different pulses) and the tuning of the fall time of the pulse independently from its rise time.

To acquire the pulses applied to the cell, we used a 2 GS/s oscilloscope Tektronix TDS 744A, combined with two active probes P6205 (750 MHz). To guarantee a high accuracy in the sensing of the cell, we used a parametric analyser (such as Agilent 4156C and Keithley 4200-SCS) with a verified current sensing resolution of 10 pA (in the final test configuration). To automatically move the probe needles and contact the devices under test, a Cascade Microtech probe station was employed, equipped with a hot chuck with temperature remote control capability up to 300 °C.

In order to automatize all the electrical characterization process, a highly innovative electronic board was used, which enables the change of R_{LOAD} by remotely controlling of the load resistance during the characterization procedure as well as the switching between the pulse generation electronics. The change of the load resistance during characterization is required in order to refine the current control in the range of currents favorable to crystallization.

The control of the equipment was realized under Labview and C code programming environment. The final hardware/software system enabled standard characterization procedures (low-field measurements, programming characteristics, data retention, cycling, etc.) and the engineering of new procedures for the study of the behavior of new materials integrated in PCM devices.

Fig. 2.3 shows an example of the output of the characterization system: a staircase-up (SCU) procedure is a train of pulses with increasing amplitude and can be a useful tool to verify cell functionality. The cell starts in the RESET state and then switches to the SET state once the threshold voltage V_{TH} is reached. Increasing the current, the cell resistance gradually increases until the original RESET state is recovered.




Figure 2.3: R-I and I-V characteristics of a PCM cell, from which all the electrical parameters of the DUT can be extracted when a Staircase Up (SCU) programming sequence is applied.

From the acquisition of the current provided to the cell during each pulse, the voltage drop across the cell and the resistance of the device measured after each pulse, we can construct a full R-I-V programming characteristic for any given pulse width. From this curve, we can obtain the standard R-I and I-V characteristics that identify the behavior of the cell and allow extracting all the electrical parameters of the PCM device under test, namely the threshold voltage V_{TH} , the holding voltage V_H , the ON state resistance, R_{ON} , and the minimum and the maximum cell resistances (R_{SET} and R_{RESET} , respectively) which define the programming window of the device. Finally, the RESET current, which is defined as the current needed to bring the cell to 90% of the resistance window, as well as the current that is necessary to bring the cell to its minimum SET state can also be obtained by the considered procedure.

2.2 Phase Change Memory Reliability

Over the past decade, PCM development has progressed from studies of single-cell behavior to large memory arrays. While studies of cell level reliability have shown PCM to be more than capable of meeting the requirements for a typical NVM (such as Flash memory) and to approach the requirements for DRAM, the reliability of large array products is typically determined by the behavior of a few cells that exhibit either extrinsic weaknesses or are at the edge of a broad intrinsic distribution.

Understanding and improving the reliability of these cells becomes a limiting factor to successful deployment of the technology in reliable products. Technology

improvements can be achieved by optimizing the materials and the processes used to produce the cells as well as the methods used to program the cells.

PCM cell reliability risks can be generically grouped into four types:

- i. cycling endurance;
- ii. data disturbs;
- iii. data retention;
- iv. resistance drift.

Cycling endurance is the number of re-write operations that can be applied to the cell without failure. Data disturb concerns the ability to access a cell or neighboring cells without unintentionally changing the stored data. Data retention refers to the ability of the device to retain the data written into the cell over a period of time and typically at a maximum ambient temperature. Resistance drift involves the low-field resistance increase over time and is mainly attributed to the structural relaxation of the amorphous phase of a chalcogenide material.

The majority of these reliability issues of PCM technology are related to the working temperature of the device. However, some of them are not exclusively related to temperature, but also to a combination of temperature with other parameters such as sub-threshold switching that depends on the electric field applied to the cell or material segregation, that depends on the atomic composition.

The working temperature strongly affects the device performance. First of all, temperature can impact the retention of the information stored in a PCM device through recrystallization of the amorphous chalcogenide. However, the recrystallization mechanism is not the only issue that can influence the thermal stability of a phase change material (in particular, a phase change material is affected by the temperature activated structural relaxation phenomenon that gives rise to the resistance drift toward higher resistance values). Even when the working temperature is lower than the critical crystallization temperature, the cell can experience an unwanted increase of the temperature due to the programming of neighboring devices (crosstalk phenomenon).

Luckily, PCM performs well in each of these areas. It shows data retention capability for cells based on $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) greater than 10 years at 85 °C [33], [44], [105], [106], independently of prior cycling. Floating gate devices, instead, show a reduction in retention as they are cycled. Cycling counts exceeding 10^{12} have been reported for isolated cells and 10^9 for cells integrated in full arrays. In addition, read and proximity disturb characterization has shown the capability of continuous reading for 10 years and 10^{10} write operations on surrounding cells [44].

While this intrinsic reliability is a prerequisite, reliability of a memory array is determined by the first instance of the inability to either write new data in the array or read the previously written data without error. For a typical commercial product, the acceptability of such errors at product level is on the order of 100 ppm (parts per million). Considering a 128 Mb array and using the assumption that a single-cell failure will result in a product-level error, the acceptable fraction of cell failures during the specified product lifetime is 10^{-12} . Finally, resistance drift seems to be affecting only the RESET state of PCM cells based on conventional GST material and is generally well documented and understood in the literature.

In addition to its ability to lithographically scale, these characteristics make PCM an attractive candidate for both traditional applications and for applications that had previously been beyond the capability of floating gate devices. At cell level, data retention and disturb risk are primarily confined to the RESET state due to the fact that the amorphous state is metastable with respect to the stable crystalline phase. Any additional energy applied to this state (primarily in thermal and/or electrical form) can accelerate the crystallization process. For data retention, this energy is thermal and provided by the surrounding ambient.

For the case of disturbs, there are two types with different crystallization stimuli. The first type, known as proximity disturb, can occur in a RESET cell if surrounding cells are repeatedly programmed while the cell itself is not accessed. In this case, the heat generated during programming diffuses to the neighboring cells and accelerates crystallization. The second type of disturb, namely the read disturb, occurs when a device is read repeatedly without being reprogrammed. The applied cell voltage in this case increases the cell temperature, thus causing the acceleration of the crystallization process. Since the failure mechanism in both cases is the crystallization of the chalcogenide material, both types of disturb are accelerated at higher ambient temperatures. The risk of failures due to write cycling, however, is not confined just to the amorphous state. As will be discussed later, a cell can fail to write to either the amorphous or the crystalline state.

2.2.1 Cycling Endurance

Achieving high reliability for cycling endurance also requires optimized device operation. At cell level, two modes of cycling failures are observed: cell opens (“stuck RESET”) and RESET fails (“stuck SET”). Analysis of failed cells shows that they have different electrical characteristics prior to cycling, which may give clues as to the nature of the failures.

In general, cells that become open after cycling show a higher threshold voltage than cells that do not fail, suggesting a failure mechanism related to the phase change material. Cells that show RESET fail, instead, show matched threshold voltages but




Figure 2.4: PCM cell endurance. Cycling endurance is the number of SET and RESET operations that can be applied to the cell without failure [44].

a high resistance (dV/dI) in the I-V curve at high current. This suggests that the failure mechanism is related to the heating element. Subsequent physical failure analysis confirms these hypotheses, showing evidence for the generation of voids in the chalcogenide material above the heater for the open cells and Ge contamination of the heater in the RESET fails. In the latter case, Ge contamination reduces heater efficiency, thus preventing a sufficiently large volume of GST from melting during the programming operation. The resulting amorphous region is then too small to achieve the required high resistance. One factor found to be important in PCM programming is the need to use the proper programming currents in the array.

An advantage of PCM over floating gate technologies is that cycling a PCM device does not show a subsequent reduction in data retention. In Flash devices, repeated programming and erasing of the cell damages the tunnel oxide and reduces data retention [107]. The cell failure rate decreases with increasing prior cycles observed in PCM suggests that the chemical composition changes that may take place in GST during programming [108] do not reduce the thermal stability of the amorphous state.

Moreover, one factor that can impact the final lifetime of the PCM device is the scaling of the plug/phase change material interface due to thermal stress generated during programming. During the RESET pulse, the phase change material reaches its melting temperature and, even if the pulse is applied for merely a few ns, the cumulative effect can generate mechanical failures such as delamination, cracks, local stoichiometry changes, materials interdiffusion, etc. [109].

The general trend observed in the literature highlights the increasing importance of the engineering of the interfaces/materials and the optimization of the deposition quality of the phase change material as the dimension of the active area of the PCM device decreases. To be competitive with other emerging technologies, the scaling

of the PCM device must go hand in hand with the preserving of the cyclability performance.

Endurance tests on PCM devices can be performed by providing sequences of repeated SET and RESET pulses, stopping the train of pulses at predetermined logarithmically spaced time steps to verify the functionality of the cell and evaluate the change of the programming resistance window during the procedure (Fig. 2.4). One of the problems related to the long cycling of the cell, is reaching temperatures higher than the melting temperature of the material during each phase transition. This means that the atomic arrangement is modified at each programming pulse.

In the case of stable phase change material compositions (e.g. GeTe, GST), the phenomenon of the segregation and the loss of the phase change mechanism can be attributed to the high temperature gradient generated in the material during the RESET operation, that gives rise to strong volumetric variations. This causes a mechanical stress that can be detrimental, causing voids or local material stoichiometry changes. Moreover, the chemical interaction with materials of the interfaces that generates unwanted compounds has to be taken into account along with phase separation that generates stable compounds having, however, physical and chemical properties different from the starting material. Finally, phase change material imperfections such as the presence of contaminants like oxygen can lead to cell failure. Another phenomenon that has been recently reported in the literature is the phase elemental separation due to different electronegativity of the atoms in the material [110]. More specifically, it has been shown that the pulse applied to the cell can provide an atomic displacement along the material thickness.

2.2.2 Data Disturbs

Read disturbs represent one of the main issues of PCM technology correlated with the threshold voltage V_{TH} of the cell. In particular, as the read-out voltage approaches V_{TH} , the device in the RESET state can experience a switching event, thus modifying the programmed state. The sub-threshold switching phenomenon has been explained by means of two different physical interpretations:

- the $1/f$ current noise fluctuation in the device [111];
- the electric-field induced reduction of the energy barrier of nucleation [112].

The first interpretation is based on the $1/f$ noise that affects the sub-threshold current in the amorphous material. The fluctuations of the switching current in the material can stochastically produce a switching event, according to Weibull statistics.

The second interpretation is based on the theory of the electric-field assisted nucleation and correlates the variability of the switching phenomenon with the effects

of the electric field on the crystal nucleation energy barrier. In particular, the study by Karpov *et al.* [113] shows that switching is not a threshold phenomenon and can statistically occur with an expected time and a characteristic dispersion that depends on temperature and on the external electric field applied. Therefore, it can be concluded that read disturb may be accelerated by either high voltages (always below the threshold voltage) or elevated temperatures.

Another issue connected to read disturbs is the decrease of the threshold voltage when the operating temperature is increased. This phenomenon was already observed in fundamental material studies on first phase change materials in the 70's [114], demonstrating a linear dependence of V_{TH} on temperature [115]. The decrease of V_{TH} when the operating temperature of the device increases amplifies the read disturb problem, which, combined with the incoming recrystallization of the amorphous phase, may reduce the effective allowed working temperature.

2.2.3 Data Retention

One of the main bottlenecks of PCM technology is the retention of a stored RESET state at high temperatures. The amorphized volume of a phase change material experiences a gradual recrystallization activated by temperature due to its metastable nature. The resistance of the device decreases until the final deterioration of the stored bit.

The thermal stability of the phase change material integrated in the final device can be strongly affected by surrounding interfaces, material impurities, amorphous/crystalline grain boundaries, etc. Different models for the device data retention failure have been proposed in the last years. Considering the stochastic component of the crystallization process, the failure time of the cells under test can be approximated with the Weibull statistics, related to the combination of the nucleation and growth mechanisms on going during the recrystallization process [116]. According to this model, the failure time, defined as the time necessary for 50% of the device population to fail, has an Arrhenius temperature dependence:

$$t_{\text{fail}} = t_0 e^{E_A/k_B T} \quad (2.8)$$

where t_0 is a fitting parameter, E_A is the activation energy of the failure process, k_B is the Boltzmann constant and T is the temperature used for the accelerated retention test. This equation allows extrapolating the maximum temperature (fail temperature) to guarantee 10 years of retention for at least half of the population and the maximum failure time expected at a given temperature. However, this model seems to underestimate the activation energy of the process, in particular because the contribution to E_A of the activation energy of the nucleation is lower at high temperatures (used to activate the failure mechanism) [117]. Nevertheless, since a




Figure 2.5: Resistance vs. time behavior of a PCM cell programmed in the RESET state (180 °C) [106]. In our data retention measurements, we consider the instant when the resistance of the cell reaches half its starting resistance as a failure criterion.




Figure 2.6: Data retention failure rate as a function of time at multiple temperatures [106]. Data were fit according to Eq. 2.8 with $E_a = 2.5$ eV. The extrapolation was made for 85 °C, which is considered as a fail temperature requirement for industrial applications.

more accurate extrapolation depends on physical parameters that are not easy to characterize (like grain growth speed and nucleation rate for a given temperature), in our studies, we considered Eq. 2.8 to compare different PCM devices.

In this work, we performed our data retention tests with two main procedures, always after a pre-cycling of the cells (called “seasoning”) to validate the functionality of the cells:

- Chuck procedure: increase of the chuck temperature until a target value, pre-programming of the cells in the RESET state, monitoring at logarithmically spaced time steps of the resistance of the cells until full recrystallization (Fig. 2.5).
- Oven procedure: preheating of the oven until the target temperature, pre-programming of the cells in the RESET state, annealing of the wafer in the oven and reading at room temperature at logarithmically spaced time steps.

As a failure criterion for each cell, we considered the instant when the resistance of the cell initially programmed in a RESET state reaches half its starting resistance value.

2.2.4 Resistance Drift

The drift phenomenon in a phase change material has been described in Chapter 1. The increase in the resistivity of the amorphous phase over time impacts the final stability of the programmed state in the cell but this phenomenon does not represent a problem in a final device, since the crystalline phase does not experience this problem. Even though the RESET state drifts towards higher resistance values,

the SET state is substantially stable and a threshold resistance to discriminate the two states can be found.

Moreover, the higher is the resistance of the cell, the higher is the drift coefficient ν [59], calculated according to equation

$$R = R_0 \left(\frac{t}{t_0} \right)^\nu. \quad (2.9)$$

The problem of the resistance drift becomes detrimental in Multilevel Cell applications, where the cell is programmed to intermediate resistance states. This requires efficient programming and reading techniques at system level, to ensure storage reliability [99]. At the same time, experimental results also show how the drift phenomenon broadens the resistance dispersion of the devices when the resistance value increases [68].

2.3 Phase Change Material Engineering

Phase change material properties are known to influence PCM device parameters such as the crystallization temperature, having an effect on data retention and lifetime, while resistivity values of the amorphous and crystalline phases impact the current/voltage needed to program the cell.

$\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) is recognized as the reference chalcogenide material for standard PCM in consumer market applications. One of the most critical bottlenecks of $\text{Ge}_2\text{Sb}_2\text{Te}_5$ is its low crystallization temperature (≈ 150 °C) that makes it intrinsically impossible to satisfy the standard 85 °C 10-years data retention requirements [118].

In the last years, many efforts have been put in the research of new materials and the study of their properties to target automotive applications, for which the operating temperature is in the range of 150 °C. To address this requirement, different approaches at material level are possible. A first one mainly consists in changing the stoichiometry of $\text{Ge}_2\text{Sb}_2\text{Te}_5$ or adding dopants to increase the stability of the amorphous state [119]. Another solution is to look for different materials with a higher crystallization temperature.

Material Engineering of chalcogenide alloys used in Phase Change Memory application can drastically improve device characteristics. Addition of dopants is an effective way of changing the characteristics of phase change materials, leading to an overall performance optimization of the technology. Table 2.1 summarizes the influence that material parameters have on PCM performance.

Dopants can lead to improvement in material parameters for memory applications. High crystallization temperatures are expected to improve data retention and enable material and device integration in high-temperature applications, whereas

Table 2.1: Material property and their effect on the corresponding performance [120]

Phase Change Material property	Impact on PCM device performance
Crystallization temperature Thermal stability of amorphous phase	Data retention and lifetime SET power
Resistivity of amorphous and crystalline phases	ON/OFF ratio SET and RESET current
Thermal conductivity	SET and RESET power ⇒ Power consumption
Crystallization speed	SET pulse duration Data rate
Melt-quenching speed	RESET pulse duration ⇒ Power consumption
Threshold voltage	SET voltage and read-out voltage
Melting temperature	RESET power

an increased resistivity of both the amorphous and the crystalline phase can reduce programming current and power consumption.

In the following paragraphs, we describe how GST stoichiometry can be engineered to increase its crystallization temperature and improve the thermal stability of the phase change memory cell. The effects of nitrogen and carbon doping are discussed mainly on what concerns the reduction of the programming current and the benefits of Ge-rich GST, which shall be studied extensively in the following sections, are introduced.

2.3.1 N-doped GST

Doping of phase change materials is a widely used method to modify their electrical properties. One of the first elements introduced as a dopant to GST was nitrogen. In one of the first studies of performance optimization introduced by material doping, Horii *et al.* [121] reported an increased resistivity of the chalcogenide material when nitrogen was used as a dopant, while a reduction of the writing current was also demonstrated. In the same work, an improved cell endurance was reported due to the grain growth suppression brought about by nitrogen.

The control of the chalcogenide material properties by nitrogen doping is a very important result. Physicochemical analysis indicated smaller grains in N-doped GST with respect to undoped GST because of nitrogen suppressing grain growth when heated. Smaller grain size results in higher resistivity and increased crystallization temperature, thus resulting in improved thermal stability.




Figure 2.7: Resistivity of GST and N-doped GST films as a function of temperature [122]. Resistivity increases in both phases in N-doped GST films, while no formation of the hcp phase for temperatures of up to 400 °C can be observed.

Crystallization of phase change materials involves the formation of crystalline nuclei above a critical size in a random process of cluster formation and destruction as well as growth of the crystalline volume by propagation of the crystal/amorphous boundary through the material [122], [123]. In GST films heavily doped with nitrogen, there has been additional evidence of crystallization being slowed down due to the suppression of nucleation rates for both as-deposited and melt-quenched amorphous materials.

Another important result concerning the effects of nitrogen doping on the material properties can be seen in the resistivity vs. temperature curves shown in Fig. 2.7. Undoped GST shows a sharp drop in resistivity around 150 °C, which corresponds to the transition from the amorphous to the fcc phase and a second smaller drop around 350 °C caused by the fcc-hcp transition.

N-doped GST films show more gradual amorphous-fcc transitions at higher temperatures and no formation of the hexagonal phase for temperatures of up to 400 °C. The resistance of the film initially decreases gradually with temperature, then it abruptly drops and finally decreases gradually with temperature. The sudden drop in resistance is due to the crystallization process and occurs at a higher temperature as the nitrogen concentration increases. A resistivity increase in both the amorphous and crystalline phases induced by nitrogen doping can also be observed.

Increasing the nitrogen doping concentration in $\text{Ge}_2\text{Sb}_2\text{Te}_5$ raises the crystallization temperature and leads to direct transformation to the stable hcp crystalline structure. While raising the crystallization temperature and the intrinsic resistance of the material by nitrogen doping are effective approaches to enhance thermal stability and reduce the RESET current, excessive nitrogen incorporation could lead to adverse results. Transformation to the metastable fcc phase appears to be an

essential criterion to achieve low programming currents and maintain fast switching properties. Therefore, a careful consideration of various factors points towards a nitrogen doping concentration of 3 to 4 atomic percentage in $\text{Ge}_2\text{Sb}_2\text{Te}_5$ films to achieve good device performance.

2.3.2 C-doped GST

Phase Change Memory has the potential to act as a promising candidate for the emerging Storage Class Memory, given its power efficiency and continuous storage capacity improvement through scaling, along with its fast programming speed and sufficient data retention. For highly scaled PCM devices, however, several issues have to be addressed to provide highly reliable devices, suitable for mobile memory applications.

One of the main bottlenecks that prevent PCM from being commercially viable for embedded applications is the large current needed to amorphize the active region of the phase change material through the melt-quench process. The high current required for the transition from the SET to the RESET state limits the minimum size of the selector element and, hence, the maximum memory density and therefore needs to be lowered in order to reduce power consumption. Moreover, the low crystallization temperature of $\text{Ge}_2\text{Sb}_2\text{Te}_5$ leads to stability problems related to the amorphous phase and consequent poor data retention capability. These problems need to be addressed since thermal cross-talk between adjacent memory cells can be relatively severe in high-density memory arrays. A higher stability of the amorphous phase to boost the data retention performance of PCM is thus necessary.

So far, many studies have been carried out to solve these issues by either experimental methods or theoretical calculations, with the incorporated dopants including N, O [124] and SiO_2 [125]. The addition of these elements to GST leads to larger resistivity of the crystalline phase with a beneficial reduction of the write current, along with a significantly improved retention time of the amorphous phase due to an increased crystallization temperature.

The impact of carbon on the atomic and electronic properties of amorphous GST has been proven more effective than the dopants mentioned above. Carbon doping was found to affect the local order of the amorphous structure of GST by increasing the contribution of tetrahedral Ge atoms [126] while, at the same time, the energy required for the amorphization of the crystalline material can be largely decreased by reducing the active volume and confining the phase change material.

Fig. 2.8 shows the RESET-SET characteristic curve for GST+10%C, where standard rectangular SET pulses (pulse width $t_w = 300$ ns), which are normally sufficient to lead to a fully SET state in GST-based devices, barely decrease the resistance of the cell. In order to achieve a resistance window of one order of magnitude, the SET




Figure 2.8: Resistance-voltage characteristics of PCM cell using GST+18%C for different voltage pulse widths [127]. The SET resistance of the cells decreases with increasing pulse width, indicating a lower crystallization speed as carbon content increases.




Figure 2.9: Electrical resistivity of GST and carbon-doped GST as a function of temperature [119]. The transition between the amorphous and the crystalline phase is smoother for C-doped GST. Crystallization temperature increases with increasing C content.

pulse width needs to be increased up to 1 μ s. This observation is an early indication that C-doping results in a reduction of the SET speed of memory devices.

Fig. 2.9 shows the electrical resistivity measurements as a function of temperature [128], [119]. In this figure, it can be seen that the resistivity of thin films is increased as carbon content increases. A continuous decrease in the resistivity with increasing temperature is observed for each C-doped GST stoichiometry, until a resistance drop occurs when the temperature reaches a transition point (around 280 $^{\circ}$ C for GST+5%C), which is quite higher with respect to the crystallization temperature of undoped GST. It is thus apparent that crystallization temperature T_{CRYST} increases with increasing C doping content, indicating a better thermal stability of the amorphous phase and, thus, an improved data retention of the PCM cells using carbon-doped GST films.

Further raising the amount of incorporated carbon, only a difference of 30 $^{\circ}$ C in the crystallization temperature is observed between GST+8%C and GST+15%C. Therefore, as the quantity of incorporated carbon highly increases, the excess of carbon may accumulate at the grain boundaries, as suggested by *ab-initio* simulations [126], without resulting in a corresponding further increase in the crystallization temperature.

In addition, the rather gradual transition from the amorphous to the crystalline phase for carbon-doped GST when compared to undoped GST, further highlights the fact that carbon incorporation slows down the crystallization process of the material. This means that the crystallization speed of the material is decreased by the carbon atoms that might exist at grain boundaries as clusters form during crystallization. Due to this increase of crystallization temperature of carbon doped GST devices,




Figure 2.10: RESET current, I_{RESET} of PCM devices for varying carbon content. A RESET current reduction, resulting in a RESET power reduction, can be clearly seen as carbon doping increases. An I_{RESET} reduction of up to 61% can be obtained on GST+15%C-based devices [119].




Figure 2.11: Resistance evolution over time for devices integrating GST (black circle), GST+5%C (blue square), GST+8%C (red triangle) and GST+15%C (green triangle) [119]. The drift coefficient ν is decreased for carbon-doped GST-based devices w.r.t. undoped devices.

an additional annealing process of two minutes at 450 °C is necessary at the end of fabrication for all wafers under test in order to achieve full recrystallization of the material, before starting the electrical characterization of the devices.

XRD pattern measurements performed in GST+18%C samples [127] indicate a relatively weaker diffraction intensity, thus suggesting a significant confinement of the crystal grains by the carbon cluster forms that possibly exist at grain boundaries. This can be ascribed to the fact that C doping tends to fundamentally modify the chemical nature of Ge atoms in the amorphous matrix, which contributes in suppressing nucleation and growth of the crystalline phase. Hence, the stability of the amorphous state is improved by carbon incorporation. Thanks to the beneficial effect of carbon doping on the thermal stability of the amorphous phase, data retention of C-doped GST devices appears to be improved when compared to GST-based devices. In fact, a 10 years data retention at 125 °C can be guaranteed for both cases.

While the improvement of the amorphous phase stability is undeniable, the most important effect of carbon doping of GST is the reduction of the RESET current. As a matter of fact, according to the work by Hubert *et al.* [119], [128], for devices based on GST+5%C, GST+8%C and GST+15%C, a RESET current reduction of up to 61% (Fig. 2.10) is obtained. A consequent power reduction of 26% and 24% has been also reported with 5% and 15% carbon-doped GST based devices.

This RESET current reduction can be attributed to the existence of carbon-rich phases located at the grain boundaries, which act as micro-heaters in the active

volume and, thus, widely reduce the RESET current. More specifically, it has been shown by means of *ab-initio* simulations [126] that during the melt-quenching of the phase change material, stable C-C bonds appear, which are impossible to break. These bonds result in carbon-rich phases within the grain boundaries, which suppress nucleation and growth of crystal grains.

Concerning the drift of C-doped GST devices, the incorporation of carbon does not seem to significantly modify the RESET resistance drift of phase change memory cells (Fig. 2.11). However, for devices based on GST+15%C, a much smaller drift coefficient has been reported, thanks to the lower resistivity of the RESET state. As far as the endurance of the memory devices is concerned, an improved cycling endurance of 10^8 cycles has been demonstrated for GST+5%C and GST+8%C devices, maintaining a programming window of two orders of magnitude, while more than one orders of magnitude is still available for GST+15%C [128].

Another important issue that C-doped GST based PCM is able to overcome, is the loss of pre-coded data after the high temperature solder bonding process that may prevent GST-based PCM from being widely accepted. Typically, system codes need to be stored before solder bonding. If the system pre-coding cannot survive the bonding process, the system design needs to be modified to ensure that the embedded system can be programmed after the system assembly on a board [129]. Nevertheless, thanks to the benefits resulting from the integration of C-doped GST coupled to a Ti top layer that enhances both the adhesion properties of the top electrode to the phase change material and the amorphous as-deposited phase stability against BEOL thermal budget [130], it is possible to recollect both a SET state of minimum resistance value as well as an amorphous as-deposited state, which are not affected by 260 °C soldering stress, thus offering a beneficial pre-coding technique with advantages in terms of both power consumption and silicon area operation. From above, it can be concluded that a carbon-based GST alloy with a moderate C content is a promising candidate for high-density PCM applications.

2.3.3 Ge-rich GST

IBM and Macronix first demonstrated the benefits of the engineering on final data retention and RESET current of PCM devices [131]. In their study, they showed how the Ge enrichment of GST could boost the crystallization temperature of the material, at the expense of SET programming speed reduction. Zuliani *et al.* [132] further highlighted the enhancement of crystallization temperature as Ge content increases (Fig. 2.12) and were able to define an optimized Ge-rich “T-alloy”, that proved to be very robust to a soldering reflow temperature peak (Fig. 2.13).

The phenomenon of the drift of the RESET phase has also been analyzed in Ge-rich GST [133]. One of the basic hypotheses made to explain the drift of the RESET




Figure 2.12: Crystallization temperature of GST as function of Ge concentration. Increasing the Ge content, the crystallization temperature is enhanced [132].




Figure 2.13: RESET distributions before ($t = 0$) and after soldering reflow thermal treatment ($260\text{ }^{\circ}\text{C}$ for 40 s) for an optimized Ge-rich GST alloy (T-alloy) and an intermediate D-alloy [132].

state is that the multiple coordination of Ge atoms in the matrix (tetrahedral bonds of 90° and octahedral bonds of 110°) can create a new energy gap state, thus increasing the structural relaxation process, which is the main cause of the increased resistance drift observed for the RESET state. As a matter of fact, it has been shown that mobile atoms lead to very small change in gap states whereas a finite atomic rearrangement of a local structure results in a bigger gap state change and, hence, becomes the dominating factor for drift. This is the case in Ge-rich samples, where the higher the number of possible gap states, the higher the drift due to the larger structural relaxation.

In order to study and understand the behavior of Ge-rich GST devices, we performed a series of electrical measurements on Ge-rich GST, integrated in shrunk “Wall” structures, while also being interested in the effects of nitrogen and carbon doping on the final performance of the devices. We characterized the cells and started to observe a strong drift also of the SET state, even in samples programmed with really long pulse-sequences (in the order of tens of μs).

The drift of the RESET state is not detrimental in an industrial memory device, since it enlarges the resistance window. Nevertheless, a drift of the SET state towards higher resistance values can be detrimental, as it decreases the resistance window of the cell, degenerating the information stored in the device and can also be a major hurdle for the Multilevel Cell potential of PCM technology. In this light, we report in the following paragraphs a detailed characterization of N- or C-doped and undoped Ge-rich GST based materials, integrated in state-of-the-art PCM devices, focusing on the phenomenon of the SET state drift and its effects on memory performance.

2.4 Experimental results

In order to study the electrical performance of our innovative materials, we integrated N or C-doped and undoped Ge-rich GST materials in state-of-the-art “Wall” structure PCM cells [77], designed specifically to perform our analytical studies on the behavior of different materials. The wall thickness is 5 nm while the wall width varies (depending on the device considered) from a minimum of 60 nm up to 240 nm. The plug is based on a particular titanium nitride alloy, designed to provide the maximum temperature peak at the plug/phase change material interface. The deposition process was realized through co-sputtering of one target of $\text{Ge}_2\text{Sb}_2\text{Te}_5$ and one target of Ge and either an additional target of C or under N flux. The nominal Ge content as referred to in this work varies from 25% up to 45% and the nominal C and N atomic percentages are 1% and 4%, respectively.

The BEOL temperature was 400 °C: all wafers were annealed at this temperature at the end of the fabrication process flow for two minutes to guarantee full recrystallization before beginning the testing procedure. In order to prepare the devices for the electrical characterization, we performed a “pre-seasoning”, consisting of five Staircase Up (SCU) and Staircase Down (SCD) sequences, each one (both SCU and SCD) composed by a series of 50 pulses of increasing (or decreasing) voltage. The pulse width used was 300 ns, with a rise and fall time of 5 ns.

The SET-RESET characteristics in Fig. 2.14 demonstrate a decrease in the RESET current (by an amount of up to 33%) as the Ge atomic content is increased. The SET state resistance also appears increased while, at the same time, a smoother transition slope from the SET to the RESET state can be observed.

The reduction in the RESET current is most likely due to the lower thermal conductivity of Ge-rich GST with respect to GST. The presence of different phases in the crystalline matrix of the material increases the number of boundaries in the system, thus leading to an increase of the final thermal conductivity of the material. This enables the amorphization of the phase change material at lower currents (lower temperatures) thanks to the increased thermal efficiency of the cell.

The reason why the transition between the SET and the RESET state is smoother in Ge-rich GST is the lower recrystallization speed of the material, which will be analyzed in depth later. Even though the pulse amplitude is sufficient to melt a part of the phase change material, the melted volume can be partially recrystallized during the fall time of the pulse, if the material has a sufficiently high crystallization speed (like in the case of GST). In order to obtain a considerable increase of the cell resistance, the melted volume needs to be adequately extended in order to generate a fully amorphized region close to the plug interface at the end of the pulse and, thus, bring the cell to a RESET state. Generally, the higher the recrystallization speed, the sharper the transition between the two states in our test procedure. Fi-




Figure 2.14: SET-to-RESET characteristics. Increasing the Ge content results in an increased SET resistance and a decreased programming window. Ge enrichment reduces I_{RESET} by an amount of up to 33% (inset).




Figure 2.15: Cycling endurance of GST+45%Ge devices. Ge enrichment boosts the endurance performance of the devices, leading to a cyclability of up to 10^6 programming cycles without any programming window degradation.

nally, endurance measurements performed on GST+45%Ge devices demonstrate an endurance of at least 10^6 SET and RESET cycles (Fig. 2.15).

2.4.1 Thermal Stability

2.4.1.1 Resistivity as a Function of Temperature

Ge-rich alloys generally exhibit a higher resistivity with respect to GST as the Ge content increases [132]. The resistivity increase in doped Ge-rich GST alloys is confirmed by the measurements of the resistivity as a function of temperature (Fig. 2.16). As can be seen, the increase of Ge content in the GST layer delays the first phase transition (in the case of GST+35%Ge until approximately 250 °C), also highlighting the increase of the energy required to initiate the crystallization procedure as the Ge content increases. Carbon-doped samples preserve the slope of the resistivity vs temperature observed for the undoped Ge-rich samples (GST+35%Ge) at 330 °C, highlighting the fact that the presence of carbon delays the formation of cubic Ge. On the contrary, in nitrogen-doped samples, the formation of Ge-N bonds delays Ge segregation and once this is completed, the temperature is sufficient to provide the steep appearing of cubic GST thanks to the reduced Ge in the layer.

The crystallization temperature of the different materials under test can be seen in Fig. 2.17. These measurements demonstrate a gradual increase of the crystallization temperature of the samples (T_{CRYST}) up to 322 °C for GST+45%Ge (Fig. 2.17(a)), proving the benefits of Ge-enrichment on the thermal stability of the




Figure 2.16: Resistivity vs. temperature characteristics for materials under test. Doped and undoped Ge-rich GST shows higher resistivity than conventional GST (crystallization by means of a ramp up/down procedure up to 400 °C).

as-deposited amorphous phase. N-doping in GST+35%Ge samples does not show a significant increase of T_{CRYST} when the N atomic percentage is higher than 2%, whereas C-doping up to 4% raises T_{CRYST} up to roughly 400 °C (Fig. 2.17(b)).

Fig. 2.18(a) demonstrates the almost exponential increase of resistivity with increasing Ge atomic content, while Fig. 2.18(b) provides evidence that the resistivity of the crystalline state in Ge-rich GST materials increases even more with respect




Figure 2.17: Crystallization temperature for different materials under test. T_{CRYST} increases almost linearly with increasing Ge content (a). C-doping boosts T_{CRYST} up to 400 °C, whereas N-doping does not result in a significant increase of T_{CRYST} when the N atomic percentage is higher than 2% (b).




Figure 2.18: Resistivity of the crystalline phase at room temperature for increasing Ge atomic percentage (a) and increasing carbon or nitrogen doping in Ge-rich GST alloys (b). The incorporation of N or C into Ge-rich GST further increases the resistivity of the material.




Figure 2.19: Isochronal Annealing Steps Procedure (IASP) at successively higher temperature. Ge-enrichment enhances the HRS stability, demonstrating a resistance drift until 220 °C and a gradual recrystallization after that (a). The best thermal stability is observed for N-doped Ge-rich devices (N = 4%) (b). C-doping improves the stability of the HRS up to 280 °C, at the expense of a severely decreased programming window.

to undoped Ge-rich GST when Carbon or Nitrogen is used as a dopant. In this case, it is apparent that the resistivity of the material increases linearly with the doping percentage. The slight linear increase in resistivity reported in Fig. 2.18(b) is due to the slight percentage of dopant with respect to the Ge content.

2.4.1.2 Data Retention

In order to evaluate the data retention performance of the Ge-rich devices, we performed a series of tests monitoring the failure of the RESET state over time on a population of 20 devices, during a constant temperature annealing provided with a thermal chuck. As a failure criterion, we considered the instant when the resistance of the cell initially programmed to a RESET state reaches half its starting resistance value.

An Isochronal Annealing Steps Procedure (IASP) at successively higher temperatures (from 220 °C up to 280 °C) was applied through a specific baking oven, to evaluate the retention of both the HRS and the LRS of the devices under test




Figure 2.20: Soldering Reflow (SR) procedure applied to the HRS and the LRS of GST+45%Ge+4%N. A window of more than one order of magnitude is preserved after the application of the Soldering Reflow temperature profile (top left corner).

(DUT's) (Fig. 2.19). Ge enrichment increases the stability of the HRS, which shows a drift of the resistance up to 220 °C and, then, a gradual recrystallization in all samples. As expected from resistivity measurements, the best thermal stability is observed as Ge content is increased and can be improved for N-doped Ge-rich GST devices. Carbon doping decreases the RESET resistance and the overall programming window. At the same time, its detrimental effect on the LRS of the GST+45%Ge+1%C samples is also evident. The drift of the SET state in these devices continues up to 260 °C, reducing the resistance window down to less than one order of magnitude.

The demonstrated good data retention properties N-doped Ge-rich GST combined with the maintained programming window led us to investigate the behavior of this material once a specific soldering procedure has been applied to the cell. As mentioned above, a final memory product has to be able to preserve pre-coded information also after the soldering procedure on the PCB board. During soldering, the memory device reaches a temperature peak of 260 °C. Standard phase change materials, like GST, cannot sustain this temperature, losing all the information stored in the device.

N-doped Ge-rich GST represents a valid solution to this problem, thanks to its high crystallization temperature and overall good thermal stability. Fig. 2.20 provides the results of a soldering reflow procedure applied to our devices for the LRS and the HRS of GST+45%Ge+4%N, which offers a great trade-off between programming window and data retention performance. Even in the worst-case condition, a window of more than one order of magnitude is preserved after the applied procedure, confirming the high-temperature operation capability of our devices.




Figure 2.21: Drift of various resistance levels for GST and GST+35%Ge at room temperature obtained with single-cell measurements. For similarly programmed resistance values, the drift coefficient appears increased for the Ge-rich GST samples.

2.4.2 Drift of the Low Resistance State

Because of the higher resistivity Ge-rich materials demonstrate, their final SET state resistance is higher with respect to GST. Moreover, it has been demonstrated that increasing the Ge concentration in GST leads to a higher drift coefficient [133]. Since the drift is probably correlated to Ge segregation in high temperature, it is believed that the residual amorphous Ge fraction in the material layer is responsible for the resistivity drift, strongly affecting also the SET state.

This higher drift of the LRS of Ge-rich GST when compared to the one observed in the case of GST can be seen in Fig. 2.21. The material under study is GST+35%Ge and the cells were programmed to various resistance states. Readout of the resistance values was performed at room temperature. The drift coefficients ν were extracted by using Eq. 2.9. The resistance evolution over time for each resistance state and the corresponding drift coefficients are reported in the figure. For the fully SET state, the drift coefficient extracted for the Ge-rich GST at room temperature is 0.02 ($\nu = 0.005$ for GST). As the initial resistance value increases, so does the drift coefficient (0.04 and 0.07 for intermediate resistance states), reaching 0.13 for a fully RESET state.

In order to investigate the nature of the LRS drift of GST+35%Ge, another test was carried out, focusing on the effect of the reading voltage on the drift coefficient. For this purpose, two different voltages were applied to read the cells, namely 0.01 V and 0.5 V. Fig. 2.22 shows the drift coefficient ν as a function of the programmed cell resistance at room temperature. A strong correlation between the drift coefficient and the programmed resistance is observed, whereas no dependence on the reading




Figure 2.22: Drift coefficient as a function of the programmed resistance measured at room temperature for two different reading voltages. No dependence on the reading voltage is observed.

voltage is evident, similarly to the case of GST [65]. This result highlights the strong dependence of the drift coefficient on the programmed resistance state of the cell. The higher the programmed resistance, the higher the value of ν , as already observed for standard GST [134].

To better understand the drift of the LRS state in Ge-rich GST materials, we expanded our study to N or C-doped Ge enriched materials. To this end, we programmed our cells to the minimum achievable SET resistance by means of Staircase Down (SCD) pulse sequences [135]. During this procedure, the amplitude of the pulses applied to the cell starts from a maximum voltage value (3 V) and decreases to zero. Fifty pulses of pulse width $t_w = 300$ ns each (total procedure duration longer than 15 μ s) are applied to the devices, providing an optimal crystallization of the cell and, therefore, enabling the study of the drift of a minimum resistance SET state. After being programmed with an SCD procedure, the cell resistance values were read at room temperature. In order to extract the drift coefficients of the devices, three log-time-spaced annealing steps at 150 °C were performed (annealing for 1 hour, 3 hours and 6 hours at 150 °C). After each annealing step, the resistance values were read again at room temperature. The annealing of the cells was performed in order to investigate the resistance evolution over time taking advantage of the temperature activated nature of the drift phenomenon [134], [48]. As can be seen in Fig. 2.23, the drift coefficient for undoped Ge-enriched GST increases as the Ge content increases, even though the programmed resistance state is still on the order of a few k Ω . This result is consistent with the increase of ν with increasing Ge atomic concentration previously reported for the HRS [133]. In our case, since GST+45%Ge demonstrates better data retention properties than GST+35%Ge [136], we decided to expand our study on C or N-doped GST+45%Ge.




Figure 2.23: Drift coefficient as a function of the programmed resistance value for different Ge-rich GST materials. The cells were programmed to the minimum achievable resistance state by means of a Staircase Down procedure. Three log-time-spaced annealing steps at 150 °C were performed in order to extract the drift coefficient. The resistance values were read at room temperature after each annealing. The drift coefficient increases with increasing Ge content, whereas N and C incorporation results in a decreased drift coefficient.

Even though C doping can produce a larger dispersion of the drift coefficient (for the case of GST+45%Ge+1%C), the general effect of the dopants is the softening of the drift, which is particularly evident in N-doped Ge-rich devices. This effect may be correlated to the decreased residual Ge amorphous phase, neutralised by the formation of stable Ge-N bonds [130], as was highlighted by XRD measurements performed on Ge-rich GST devices. On the other hand, C-doping has been shown to increase the crystallization temperature of Ge-rich materials, reducing their crystallization speed and possibly rendering them unable to fully crystallize even after a SCD procedure. Therefore, the main focus of the present study was a N-doped Ge-rich GST alloy (GST+45%Ge+4%N), which features high data retention (210 °C for ten years), whilst still providing a stable and reliable behavior of the LRS [136]. The positive effect of N-doped Ge-rich GST on the LRS drift, reported in Fig. 2.23, is a conclusion reached based on drift coefficients extracted after programming the cell with a time consuming SCD sequence, which ensures that a minimum-resistance SET state is achieved. However, in order to be able to address final applications, this good result in terms of LRS drift has to be achieved with a reduced programming time. An investigation aimed at this purpose is provided in the following.




Figure 2.24: Recrystallization cartographies for GST and Ge-rich GST materials when increasing the width (pulse fall time $t_f = 5$ ns) (a) and the fall time (pulse width $t_w = 300$ ns) (b) of the SET pulse. An accurate control of the fall time of the SET pulse enables a full SET state.

2.4.3 Crystallization Speed

In order to program a PCM device to the SET and the RESET state, specific currents are required. For the RESET state, the required current has to be able to provide a temperature profile adequate to first induce melting and then rapidly cool the phase change material, whereas the SET current has to be lower but still large enough to enable the crystallization of the cell [46]. The SET operation determines the write speed performance of PCM technology, since it is much slower than the RESET operation [120]. The required duration of the SET pulse depends on the crystallization speed of the phase change material.

Crystallization speed is probably the most critical property of PCM because it sets an upper limit on the potential write data rate of the technology. In order to characterize the crystallization speed of our devices, we performed a series of recrystallization cartographies (Fig. 2.24). The cells were initially prepared in the RESET state and, then, single programming pulses with increasing amplitude were applied. The cartographies reported in Fig. 2.24(a) were obtained by reading the




Figure 2.25: Evidence of the need for a specific current vs. time profile to achieve a stable Low Resistance State. The device is first brought to the RESET state by means of a Staircase Up sequence and is then SET by two different Staircase Down sequences, each consisting of a different number of pulses. It is apparent that a finer screening of lower currents is able to lead the cell to better crystallization.

resistance value after applying a single programming pulse. The pulse fall time t_f was fixed at a constant value (5 ns) whereas the pulse width t_w was increased. In Fig. 2.24(b), a similar procedure was followed but, in this case, the width of the SET pulse was kept constant (300 ns), whereas different values of pulse fall time t_f were used. In both cases, the delay between the RESET and the SET pulse was on the order of hundreds of ns.

Fig. 2.24 demonstrates the reduction of the SET speed of Ge-rich samples with respect to the case of GST devices. As far as the increase of SET pulse width is concerned (Fig. 2.24(a)), although GST easily crystallizes for a SET pulse width of 100 ns ($t_f = 5$ ns), this does not seem to be the case for the Ge-rich GST and the N-doped Ge-rich GST, where the SET state can be achieved by means of a pulse with $t_w = 200$ ns. For the C-doped Ge-rich material, crystallization speed is even lower: a pulse of 400 ns is required to bring the cell to the LRS. Moreover, the resistance programming window in this case appears to be decreased to almost merely one order of magnitude, which is substantially narrower than in the case of undoped and N-doped Ge-rich devices. This result suggests that a single SET pulse with a width up to 1 μ s is inadequate to produce a minimum LRS in C-doped Ge-rich GST.

Fig. 2.24(b) shows that a lower-resistance SET state can be achieved by a single-pulse programming procedure. While for GST any fall time longer than 50 ns can bring the cell to the lowest achievable resistance level, the shape of the obtained cartographies of the Ge-rich materials show that there is a specific current at which the recrystallization of the phase change material is favored as the pulse fall time is

increased. In order to achieve the lowest programmed resistance state, a combination of specific current amplitude and pulse fall time values is therefore required.

The need for a specific current vs. time profile to achieve a stable LRS is further highlighted in Fig. 2.25. The GST+45%Ge+4%N cells were initially brought to the RESET state by means of a Staircase Up sequence and, then, an SCD sequence (starting at a voltage $V_{\text{INIT}} = 3$ V and ending at $V_{\text{FINAL}} = 0$ V) consisting of 50 pulses, each one with a pulse width $t_w = 300$ ns, was applied to the devices. A different SCD sequence, which consists of 10 pulses (V_{INIT} , V_{FINAL} and t_w the same as in the previous case), brings the cell to a different final resistance state. Both procedures lead to a current favorable for recrystallization. However, in the former case, lower currents can be screened with a finer resolution, thus leading to a better recrystallization than in the case of the latter SCD procedure, where the final SET resistance achieved is higher. It is therefore necessary to develop a programming technique that can achieve the required current vs. time profile, which is able to bring the cell to a minimum resistance level.

2.5 The R-SET Pulse

Being based on a time-consuming procedure, with a duration lasting over 15 μs , SCD sequences are not attractive for industrial PCM applications. However, single SET pulses do not always guarantee a minimum-resistance SET state, especially for Ge-rich materials. It is thus necessary to come up with a programming procedure capable of bringing the cell to a low resistance level by means of a current vs. time profile that induces an adequate crystallization of the cell in an industrially compatible time. The above requirement is met by means of the innovative technique proposed in this Section.

A standard SET pulse ($t_w = 300$ ns) is not capable of switching the cell by applying voltage values lower than the switching threshold voltage (V_{TH}). The programming current achieved in this case is not sufficient to crystallize the cell as can be observed in the red curve of Fig. 2.26. However, by exploiting the threshold voltage lowering which takes place after a RESET pulse [86], it is possible to decrease the threshold voltage required to switch the cell if a RESET pulse is applied first and a SET pulse immediately after. Since the current peak during the switching is proportional to $V_{\text{TH}}/R_{\text{LOAD}}$ (R_{LOAD} is the load resistance in series with the cell - see Section 2.1.2), it is important to keep the threshold voltage as low as possible so that the current overshoot will be smaller and thus cause less stress on the device.

This novel programming technique, that we named R-SET pulse technique (Fig. 2.27), consists in applying a pulse sequence made up of a RESET pulse followed by a SET pulse. The RESET pulse of the sequence has high amplitude and fast quenching time, whereas the SET pulse has a lower amplitude, a longer dura-




Figure 2.26: Effects of the R-SET pulse (inset) on the programming curves of N-doped Ge-rich samples. The longer the width of the SET pulse, the higher the probability to SET the cell with lower programming voltages. The fall time of the SET pulse determines the final SET resistance value achieved for the cell.




Figure 2.27: The R-SET pulse. The R-SET pulse is a pulse sequence made up of a RESET pulse followed by a SET pulse. The RESET pulse of the sequence has high amplitude and fast quenching time, whereas the SET pulse has a lower amplitude, a longer duration and a considerably longer fall time than the RESET pulse.

tion and a considerably longer fall time than the RESET pulse. The combination of the two above pulses is practically the same procedure followed to obtain the cartographies of Fig. 2.24(b). Being a fast sequence of a RESET and a SET pulse with an increased fall time, the R-SET pulse leads to a decrease in the threshold voltage of the cell after the RESET pulse and, thus, to the possibility to achieve the SET state by means of lower programming voltages with the successive SET pulse.




Figure 2.28: Drift coefficient as a function of the programmed SET resistance for GST measured at room temperature. Results of cells programmed by means of a standard SET pulse and an R-SET pulse sequence are compared. The results indicate the equivalence of the SET state achieved in both cases and the non-detrimental effect of the R-SET procedure on the cell.

The efficiency of the R-SET pulse technique lies in the fact that it is possible to achieve good recrystallization of the cell by adequately controlling the amplitude and the fall time of the programming voltage pulse. Fig. 2.26 highlights the importance of the SET pulse width, t_w and fall time, t_f . More specifically, a longer SET pulse width is essential to increase the probability of switching with a lower programming voltage, whereas a long fall time is necessary to achieve good crystallization of the cell, as shown by the gradual SET-to-RESET transition of the green curve in Fig. 2.26. The R-SET pulse is able to bring the cell into the LRS in time intervals as short as 1 μ s.

Results obtained by applying an R-SET pulse and a single SET pulse with a long fall time ($t_w = 300$ ns, $t_f = 1$ μ s) to traditional GST material are compared in Fig. 2.28. The final SET resistance values and the corresponding drift coefficients ν for the two procedures lie very close to each other, indicating the equivalence of the SET state achieved in the two cases and the non-detrimental effect of the R-SET procedure on the cell.

The significance of the above result is further emphasized in Fig. 2.29, where a comparison of the statistics of the SET resistances and the drift coefficients achieved on GST+45%Ge+4%N with three different procedures is provided. The voltages as well as the timing for each pulse procedure are described in the upper part of the Figure. A standard SET pulse with a long fall time results in the largest resistance drift after an annealing of three hours at 150 $^{\circ}$ C (resistance read-out performed at room temperature) as well as in the largest drift coefficient dispersion (Fig. 2.29(b)). Moreover, the drift coefficients reported are considerably higher than the ones in




Figure 2.29: Statistical comparison of the programmed SET resistance (LRS) and the corresponding drift coefficient obtained with a) an SCD sequence, b) a standard SET pulse and c) an R-SET pulse. The resistance values were read at room temperature.

Fig. 2.21 and Fig. 2.22, where no thermal activation of the drift takes place. The improvement in the drift coefficient achieved by means of the R-SET pulse technique is markedly important (Fig. 2.29(c)), especially if we consider the similarly low SET resistance drift obtained by means of the time-consuming SCD sequence reported in Fig. 2.29(a). As can be seen in Fig. 2.29, the programmed SET state resistance values are almost the same for the standard SET pulse and the R-SET technique. However, the drift coefficient in the latter case is smaller and exhibits less dispersion, because of the more suitable current vs. time profile provided to the cell when the R-SET pulse is applied.

Even though these innovative materials demonstrate drift coefficients higher than conventional phase change materials such as GST, they still represent a solution compliant with industrial standards, thanks to their high crystallization temperature. Final memory products have to be capable of preserving pre-coded information also after the soldering procedure on the PCB board. It has been shown that GST+45%Ge+4%N can reach a temperature peak of 260 °C without any information loss. On the contrary, standard phase change materials cannot sustain such high temperatures, losing all the information stored in the device, therefore

requiring a post-coding procedure, once the memory is already soldered. Therefore, our materials represent a promising solution to this problem, demonstrating an exceptional thermal stability of the HRS as well as of the LRS.

2.6 Summary of the Chapter

Phase Change Memory provides an attractive set of features, which is of great interest for innovative applications, while its ability to match the cost of existing memory technologies makes PCM technology a promising candidate to enter a well established memory market.

Phase change material properties are known to affect PCM device parameters such as the crystallization temperature, data retention and lifetime, while resistivity values of the amorphous and crystalline phases impact the voltage needed to program the cell. Understanding and improving the reliability of these cells becomes therefore a limiting factor to successful deployment of the technology in reliable products. Technology improvements can be achieved by optimizing the materials and the processes used to produce the cells as well as the methods used to program the cells.

Most of the development has focused on the optimization of the cell architecture in order to increase programming efficiency. However, proper material engineering enables the reduction of the programming current required for RESET programming. The reliability optimization of PCM devices based on alternative-to-GST materials is a very promising solution to enhance device performance.

Through a series of extensive electrical characterization, the reliability enhancement thanks to an innovative N-doped Ge-rich chalcogenide material was studied and the overall excellent thermal stability properties of the material were demonstrated, confirming the high-temperature operation capability of our devices. A decreased crystallization speed combined with a residual drift phenomenon in the SET state was also observed, thus rendering slower the SET programming of memory devices based on these innovative materials, affecting the memory technology throughput.

Nonetheless, the drift of the LRS of the Ge-rich GST appears to be reduced when N is co-incorporated into the material. The recrystallization cartographies provided for the study of the crystallization speed of the considered materials highlight the need for a specific current versus time profile to achieve a SET state where the LRS drift is reduced. To obtain the desired current vs. time profile and, at the same time, reduce the LRS drift, an innovative programming technique named R-SET technique was introduced.

The R-SET pulse, which is a fast sequence of a RESET and a SET pulse, takes advantage of the threshold voltage decrease occurring after the application of a

RESET pulse to the cell and results in a low resistance SET state with a drift coefficient comparable with the one obtained by means of time-consuming SCD procedures. This solution can lead to optimal crystallization and reduced LRS drift in industrially compatible times, thus making these innovative materials suitable for embedded applications with stringent requirements on data retention.

Innovative PCM Circuit Design

In order for PCM to become a viable technology for high-volume manufacturing, its reliability has to be brought to a level similar to that of existing non-volatile memory technologies. The low crystallization temperature of GST results in poor thermal stability and, thus, in limited data retention. Another downside of GST is the high current required to bring the material to the amorphous phase from the well ordered, crystalline one. Resistance drift remains one of the most important reliability issues of this technology, resulting in a resistivity increase of the amorphous phase of chalcogenide materials over time, thus adversely affecting the multilevel storage potential of PCM, since stochastic shifts of closely spaced programmed resistance levels may cause them to overlap and therefore lead to decoding errors [68].

Reliability of PCM can be optimized by innovative materials, such as Ge-rich GST. While Ge enrichment has a positive impact on PCM performance [131], it also leads to an increase in the resistivity of the crystalline state and a subsequent SET state resistivity drift. Suppression of this phenomenon can be achieved if the cell is optimally crystallized and brought to a minimum resistance level by means of a pulse sequence of decreasing amplitude, referred to as Staircase Down (SCD) programming [135], which is generally considered as a long procedure, incapable of crystallizing the cell in industrially compatible times. Therefore, new programming techniques must be utilized in order to guarantee reliable programming of memory devices, yet remaining compliant with industrial standards.

To this purpose, new circuit architectures targeting accurate programming of PCM based on innovative materials have to be discussed. In the first Section of the present Chapter, we start with the R-SET pulse, which was introduced previously and we present a fully tunable pulse generator, capable of providing the desired pulse waveform. Next, we introduce a programming technique which consists in providing a voltage pulse that enables a linearly decreasing temperature profile to the PCM cells. The purpose of this pulse is to optimally activate the growth of the crystals and thus lead to a SET state of minimum resistance value, where the drift is possibly suppressed.

Finally, the Chapter concludes with a current pulse generator capable of Multi-level Cell programming. Taking advantage of the slow crystallization speed Ge-rich GST materials demonstrate with respect to conventional GST, we show that the

presented circuit is capable of programming memory devices to intermediate states enabling 2-bit-per-cell operation without resistance distribution overlap.

All circuit schematics shown in this Chapter were developed having PCM cell characterization as the key target. The circuits were designed in 130 nm CMOS technology, which is a typical fabrication technology for peripheral circuits of non-volatile memories. All the waveforms provided in the following of the Chapter were obtained by circuit simulation in Cadence environment using the above technology.

3.1 The R-SET Pulse Generator

As discussed in the previous Chapter, Ge enrichment of GST as well as the introduction of dopants such as C and N result in exceptional data retention properties. However, in order to cope with the lower crystallization speed of these materials and, at the same time, be able to crystallize well the PCM cells and reduce the undesired SET state drift phenomenon, an appropriate current vs. time profile has to be provided to the cell.

Since the drift dynamics strongly depend on the programmed resistance level [59], programming a memory cell to a minimum resistance value results in a low drift coefficient. An SCD programming sequence is able to provide a minimum SET state resistance and a correspondingly low drift coefficient. However, for a sequence of 50 pulses of width $t_w = 300$ ns, the total duration of the procedure exceeds 15 μ s, thus rendering the application of the SCD sequence inappropriate for industrial applications.

Single programming pulses do not always guarantee a minimum resistance SET state, especially for Ge-rich materials. In this case, a standard SET pulse ($t_w = 300$ ns) is not able to switch the memory cell by applying voltages lower than the switching threshold voltage V_{TH} , and, hence, the programming current achieved in this case is not sufficient to provide crystallization of the active material of the cell.

Applying a voltage $V > V_{TH}$ with a large load resistance R_{LOAD} in series with 1R memory cells leads to low current in the ON regime but, at the same time, increases parasitic contributions, thus limiting the achievable pulse width and not favoring the study of the material speed. Nevertheless, the threshold voltage required to switch the cell can be decreased if we take advantage of the threshold voltage lowering which occurs immediately after the application of a RESET pulse [86]. During switching, the current peak is proportional to V_{TH}/R_{LOAD} . Keeping the threshold voltage as low as possible is important in order to minimize the current peak and thus cause less stress on the device. To this end, a new programming technique, named R-SET pulse, is proposed.

The R-SET pulse is a fast sequence of a RESET pulse and a SET pulse with a long fall time. The decrease in the threshold voltage of the cell that follows

the application of the RESET pulse enables the possibility to achieve a SET state by applying a successive SET pulse of lower amplitude than in conventional SET programming. Increasing the fall time t_f of the SET pulse of the sequence can bring the memory cell to a lower resistance value, whereas an increase of the SET pulse width t_w leads to a higher probability to switch the cell at a lower voltage.

The R-SET pulse is capable of providing an appropriate current vs. time profile to the memory cell, enabling an optimum crystallization by accurately controlling the amplitude and the fall time of the SET programming voltage pulse. It is thus possible to bring the cell to a low resistance value in industrially compatible times (as short as 1 μ s), as opposed to the case of time-consuming SCD pulse sequences. R-SET pulse programming is specifically oriented to innovative PCM materials with low crystallization speed.

The R-SET pulse is essentially meant to be used for characterization of PCM devices. As described in the previous Chapter, the amplitudes of the RESET and the SET pulse of the R-SET pulse sequence applied to our N-doped Ge-rich samples during electrical characterization, were set to 3 V and 1.2 V, respectively. The time interval t_{wait} between the two pulses was chosen to be 50 ns, which is enough to cool down the cell after the melting of the active chalcogenide region induced by the RESET pulse. The SET pulse duration was set to 300 ns to achieve threshold switching and reach thermal stability in the cell. The fall time of the SET pulse was chosen to be long enough (500 ns) to achieve good crystallization of the phase change material. The linearity of the voltage pulse fall guarantees good crystallization of the PCM cell.

In order to be able to provide the R-SET sequence where the pulse characteristics can be flexibly controlled and study the results of its application to a wide variety of innovative phase change materials, a dedicated circuit was designed, as will be described in the following Subsection.

3.1.1 Circuit Operation

The main idea of the circuit operation is highlighted in the block diagram of Fig. 3.1. The circuit works based on a time reference scheme and is capable of fully controlling the pulse sequence characteristics. A ramp-down time reference signal, $TIMEREF$, is generated under the control of programmable current $I_{TIMEREF}$ and gives rise to timing signals $V_{SET,STOP}$, $V_{RESET,EN}$, $V_{GND,EN}$ and $V_{SET,EN}$ through comparison with external predetermined reference voltages $V_{REF,1}$ to $V_{REF,4}$. The obtained timing signals control the generation of the SET pulse (whose amplitude and fall time are controlled by voltage V_{SET} and current I_{SET} , respectively) as well as the Mixing Block, which feeds the output terminal of the circuit with the RESET voltage, the




Figure 3.1: Block diagram of the circuit designed to generate the R-SET pulse.

ground and the SET pulse in order to obtain the desired R-SET pulse sequence. The pulse sequence is triggered by signal V_{TRIG} .

The Time Reference Generator (Fig. 3.2) provides a ramp-down voltage, which is used as a time reference for the Timing Control Block, which consists of a Comparators Block and a Logic Block. This sub-circuit consists of current mirrors $M_1 - M_2$ and $M_3 - M_4$, which replicate a constant current $I_{TIMEREF}$, a pMOS transistor M_5 and a capacitor C . M_5 acts as a switch and is controlled by an external voltage pulse V_{TRIG} that initializes the generation of the R-SET pulse. When V_{TRIG} is




Figure 3.2: Circuit schematic of the Time Reference Generator.




Figure 3.3: Linearly decreasing Time Reference signal. Different values of current I_{TIMEREF} result in different slopes of the generated waveform, thus leading to different time scales of the generated R-SET pulse sequence when reference voltages $V_{\text{REF},i}$ ($i = 1$ to 4) are kept constant (inset).

driven low, M_5 rapidly charges capacitor C to V_{DD} . When V_{TRIG} is brought back to V_{DD} , M_5 is turned off and C is discharged at a constant rate, which is controlled by current I_{M_4} and, hence, by current I_{TIMEREF} .

An increased value of I_{TIMEREF} leads to a steeper fall slope of the TIMEREF signal (Fig. 3.3), which leads to a more compact-in-time version of the generated




Figure 3.4: Comparators Block. Signal TIMEREF is compared to externally provided reference voltages $V_{\text{REF},1}$ to $V_{\text{REF},4}$ and the generated digital signals ($V_{\text{RESET,START}}$, $V_{\text{RESET,STOP}}$, $V_{\text{SET,START}}$, $V_{\text{SET,STOP}}$) are fed to the Logic Block (Fig. 3.5).




Figure 3.5: Schematic of the Logic Block.

R-SET pulse when the same constant reference voltages $V_{\text{REF},i}$ ($i = 1$ to 4) are used, as can be seen in the inset at the top right corner of Fig. 3.3.

Signal TIMEREF is used as a reference voltage to obtain four digital signals ($V_{\text{RESET,START}}$, $V_{\text{RESET,STOP}}$, $V_{\text{SET,START}}$, $V_{\text{SET,STOP}}$ - Fig. 3.4) which are then processed by a simple combinational logic (Fig. 3.5) in order to produce three control signals for pulse generation ($V_{\text{RESET,EN}}$, $V_{\text{GND,EN}}$, $V_{\text{SET,EN}}$). The four digital signals, which will trigger the rising and falling edges of the RESET and the SET pulse, are obtained by comparing the ramp-down voltage TIMEREF to four reference voltages ($V_{\text{REF},1} > V_{\text{REF},2} > V_{\text{REF},3} > V_{\text{REF},4}$): the output voltage of each comparator is brought to VDD when the ramp-down voltage value falls below the




Figure 3.6: Input signals of the Logic Block. The signals are generated by the Comparators Block and their duration is controlled by reference voltages $V_{\text{REF},i}$.




Figure 3.7: Output signals of the Logic Block. The generated digital signals determine the time intervals where the SET and the RESET pulse, as well as the analog ground are enabled.




Figure 3.8: Circuit schematic of the SET pulse generator.

corresponding dc reference voltage, which results in four skewed step waveforms (Fig. 3.6).

As mentioned above, these signals enable the Logic Block (Fig. 3.5) to generate signals $V_{\text{RESET,EN}}$ and $V_{\text{SET,EN}}$ (Fig. 3.7), which enable the RESET and the SET pulse, respectively, at the output of the circuit and signal $V_{\text{GND,EN}}$, which determines the time intervals during which the output voltage is kept at 0 V. More specifically, the output of the circuit is forced to 0 V through $V_{\text{GND,EN}}$ between the RESET and the SET pulse of the R-SET sequence (the output is also grounded by the SET pulse when this signal is at 0 V). It should be pointed out that, from Figs. 3.6 and 3.7, the waveforms of $V_{\text{SET,START}}$ and $V_{\text{SET,EN}}$ are identical. Nevertheless, for the sake of clarity, two different names are used for these signals and $V_{\text{SET,EN}}$ is simply derived by $V_{\text{SET,START}}$ by means of a short circuit (Fig. 3.5).

The SET Pulse Generator (Fig. 3.8) produces the SET pulse. For the generation of the SET pulse, a circuit similar to the one implemented for the production of signal TIMEREF was designed. Transistors $M_1 - M_2$ and $M_3 - M_4$ act as current mirrors and replicate a constant current, I_{SET} , to provide a discharging current I_{M4} , for capacitor C . In order to be able to generate SET pulses with voltages ranging from 0 V up to V_{DD} , a CMOS analog switch, PG, was used. When PG is closed ($V_{\text{SET,STOP}}$ low) capacitor C is charged to voltage V_{SET} , whereas M_4 is kept OFF by grounding its gate through M_5 . When signal $V_{\text{SET,STOP}}$ is driven high, switch PG and transistor M_5 are turned OFF, thus enabling the discharge of capacitor C through M_4 . As can be seen in Fig. 3.9, the fall time of the generated SET pulse is




Figure 3.9: SET pulse provided at the output of the SET pulse generator sub-circuit (signal $V_{SET,O}$). The fall slope of the pulse depends on the value of current I_{SET} , which is replicated by current mirrors M_1 - M_2 and M_3 - M_4 . The pulse amplitude depends on the external analog voltage V_{SET} .

determined by current I_{M4} and hence, by I_{SET} , resulting in steeper fall slopes when the value of this current is increased.

An additional path for discharging capacitor C (transistor M_D) was provided to allow an abrupt fall time of the SET pulse. When the voltage at the gate of M_D is zero, the fall slope of the SET pulse is controlled by the replica of I_{SET} . However, when the gate of M_D is connected to V_{DD} , transistor M_D is driven fully ON, thus providing a rapid discharge of the output node.

The generated SET pulse $V_{SET,O}$ is subsequently fed to the Mixing Block (Fig. 3.10), where it is combined with the analog input signal V_{RESET} and the




Figure 3.10: Mixing Block.




Figure 3.11: A standard R-SET pulse ($V_D = GND$) and an R-SET pulse with an abrupt fall slope ($V_D = V_{DD}$).




Figure 3.12: Simulated R-SET pulse sequence: an increasing SET pulse amplitude is obtained by increasing voltage V_{SET} .




Figure 3.13: Simulated single RESET pulse ($V_{\text{SET}} = 0$): an increasing amplitude of the RESET pulse is obtained by increasing voltage V_{RESET} .

ground signal in order to generate the output waveform. Basically, this block consists of three switches, namely PG_0 , PG_1 and PG_2 , that connect the output terminal to the RESET voltage, to ground, or to the output of the SET pulse generator, under the control of the digital signals provided by the Comparators Block ($V_{\text{RESET,EN}}$, $V_{\text{GND,EN}}$, or $V_{\text{SET,EN}}$, respectively), thus obtaining the desired R-SET sequence. Complementary switches were used for PG_0 and PG_2 , whereas a single nMOS transistor was considered sufficient for PG_1 , which connects the output node to ground.

Finally, in order to be able to provide the necessary current driving capability to program PCM cells, a buffer should be included between the output of the R-SET generator and the PCM cell.

Simulated waveforms are provided in the following to highlight the operation of the presented R-SET pulse generator. The supply voltage, V_{DD} , of the circuit was set to 5 V and high voltage devices were used. For illustration purposes, the amplitudes of the SET and the RESET pulse were set to 2 V and 3 V, respectively. The simulated R-SET sequence can be seen in Fig. 3.11, where two basic SET pulse falling edges can be observed, one with a linear, smooth voltage decrease ($V_{\text{D}} = \text{GND}$) and the other with an abrupt voltage decrease ($V_{\text{D}} = \text{VDD}$).

Moreover, as can be seen in Figs. 3.12 and 3.13, it is possible to generate SET and RESET pulses of various amplitudes, by simply adjusting voltage signals V_{SET} and V_{RESET} , respectively. Fig. 3.13 also shows that it is possible to generate a single RESET pulse at the output of the circuit, by setting V_{SET} to 0 V. A similar approach can be followed when a single SET pulse needs to be applied, but in this case, V_{RESET} is set to zero whereas V_{SET} is set to the desired voltage.




Figure 3.14: Effect of reference voltages on the pulse characteristics of the R-SET sequence: (a) $V_{REF,1}$ and $V_{REF,2}$ determine the width of the RESET pulse; (b) $V_{REF,2}$ and $V_{REF,3}$ control the time interval between the SET and the RESET pulses; and (c) $V_{REF,4}$ sets the instant where the SET pulse starts falling.

A careful selection of the values of reference voltages $V_{REF,1}$ to $V_{REF,4}$ enables an accurate control of the instants when the RESET and SET pulses begin to start and fall, thus allowing full control of the timing of the two pulses.

More specifically, the width of the RESET pulse can be modified by properly controlling voltages $V_{REF,1}$ and $V_{REF,2}$. As it can be seen in Fig. 3.14(a), increasing (decreasing) $V_{REF,1}$ can shift the beginning of the RESET pulse earlier (later) in time, while for a given value of $V_{REF,1}$, it is possible to obtain a shorter (longer) RESET pulse by increasing (decreasing) voltage $V_{REF,2}$.

The wait time, t_{wait} , between the two pulses of the sequence is affected by the values of dc voltages $V_{REF,2}$ and $V_{REF,3}$. Modifying these two voltages allows a shorter or a longer time interval between the RESET and the SET pulse, as can be seen in Fig. 3.14(b). Finally, voltage $V_{REF,4}$ determines the beginning of the fall slope of the SET pulse (Fig. 3.14(c)). It is thus clear that the proposed R-SET pulse generator allows full control of the R-SET pulse characteristics and fits the crystallization demands of a variety of materials under study, thus enabling good crystallization of phase change materials in industrially compatible times.

3.2 Pulse Generator for Optimized Temperature Profile

In order to perform a SET programming operation and bring the memory cell to its LRS, the electrical pulse applied to the device must induce a temperature higher than the crystallization temperature of the chalcogenide material. A following smooth decrease of the programming voltage and, hence, of the temperature of the active material of the memory cell is necessary to bring the cell to its SET state. However, since the drift coefficient of the Low Resistance State in Ge-rich GST PCM is not negligible when the chalcogenide material is not fully recrystallized, it is necessary to come up with an appropriate programming technique able to provide an optimum crystallization to the cell and, therefore, minimize the resistance distribution dispersion of the SET state, possibly by means of a single-pulse procedure.

In this Section, we propose a technique to optimally crystallize phase change materials. A linear temperature profile has been shown to lead to an optimal crystal size distribution in a batch crystallizer [137], highlighting the need for accurate temperature control during programming. Therefore, our solution consists in generating a programming voltage pulse which ensures a constant decrease rate of the programming temperature inside the cell after the pulse plateau.

3.2.1 Voltage Controlled Temperature

In order to optimize the SET state resistance distribution and obtain a plain crystalline state, possibly not affected by drift, a suitable programming pulse able to deliver an appropriate temperature profile to the cell should be generated. The purpose of the pulse is to generate a linear decrease of the programming temperature, as required for optimum crystallization of the phase change material.

The temperature developed in the active region of the memory cell is given by

$$T = T_{\text{EXT}} + R_{\text{TH}}P = T_{\text{EXT}} + R_{\text{TH}} \frac{V_{\text{PROG}}^2}{R_{\text{CELL}}} \quad (3.1)$$

where T_{EXT} is the external temperature, R_{TH} and R_{CELL} are the thermal and the electrical resistance of the cell, respectively, and P is the power developed in the cell when a voltage V_{PROG} is applied across the cell.

Studying the temperature evolution over time and assuming the thermal time constants of the cell to be negligible with respect to dV_{PROG}/dt , we obtain

$$\frac{dT}{dt} = \frac{d\left(R_{\text{TH}} \frac{V_{\text{PROG}}^2}{R_{\text{CELL}}}\right)}{dt} \Rightarrow \frac{dT}{dt} = 2 \frac{R_{\text{TH}}}{R_{\text{CELL}}} \frac{dV_{\text{PROG}}}{dt} V_{\text{PROG}}. \quad (3.2)$$

It is thus clear that the derivative of the temperature over time is proportional to the product of the applied voltage and its derivative over time ($R_{\text{TH}}/R_{\text{CELL}}$ can be




Figure 3.15: Relationship between the voltage applied to the cell (blue curves) and the temperature increment $\Delta T = T - T_{\text{EXT}}$ developed in the active material (green curves): corresponding curves are drawn with the same line pattern. A linear voltage decrease does not guarantee a linear temperature decrease.

assumed to be constant). This practically means that controlling the fall slope of the voltage pulse applied to the memory cell enables the control of the temperature fall slope. In particular, to achieve the desired linear temperature decrease, we should set

$$V_{\text{PROG}}(t) = \sqrt{-mt + q} \quad (3.3)$$

where m and q are two positive constants.

The above behavior is illustrated in Fig. 3.15 by the two dashed lines (blue curve: voltage pulse falling edge; green curve: temperature pulse falling edge). From the same figure, it is also clear that a voltage pulse with a linear falling edge (blue dashed-dotted line) is not capable of producing a linear temperature decrease. A circuit scheme capable of generating a voltage pulse shaped according to Eq. 3.3, thus providing a linearly decreasing temperature in the memory cell, is discussed in the next Section.

3.2.2 PCB Implementation

Fig. 3.16 shows a high-level schematic of the PCB that was implemented to prove the functionality of the programming technique. Capacitor C is initially precharged to voltage V_{PRE} and is then discharged by a current I_{DCH} that must meet the following relationship:

$$I_{\text{DCH}}(t) = -C \frac{dV_{\text{PROG}}(t)}{dt} \quad (3.4)$$




Figure 3.16: General idea of the desired pulse generator. A precharge voltage V_{PRE} charges capacitor C , which is then discharged by voltage-controlled current I_{DCH} , thus generating the desired pulse fall slope. Timing is provided by complementary phases ϕ and $\bar{\phi}$.

where the value of $dV_{\text{PROG}}(t)/dt$ is calculated from Eq. 3.3. From Eqs. (3.3) and (3.4), it follows that

$$I_{\text{DCH}}(t) = \frac{C_m}{2} \frac{1}{\sqrt{-mt + q}} = \frac{C_m}{2} \frac{1}{V_{\text{PROG}}(t)}. \quad (3.5)$$

The discharge current should therefore be inversely proportional to the voltage across capacitor C .

The charging and discharging operations of C are controlled by two switches, driven by complementary phases ϕ and $\bar{\phi}$. A voltage $V_{\text{O,DIV}}(t)$, inversely proportional to $V_{\text{PROG}}(t)$, is generated and is then converted into discharge current I_{DCH} . A voltage buffer provides the current drive capability required to program the cells.

Fig. 3.17 shows the schematic of the board designed with discrete elements to implement the principle scheme of Fig. 3.16. It is worth pointing out that this board implementation is only intended to prove the functionality of the proposed architecture, not to generate pulses with characteristics suited to real PCM applications. As a matter of fact, timing values involved in PCM programming cannot be achieved with the used discrete approach. Nonetheless, timing requirements for PCM applications can be easily met when embedding the proposed solution in an integrated circuit.

The circuit in Fig. 3.17 works based on a voltage division, which is performed by IC AD539, and a subsequent voltage-to-current conversion, which takes place through resistor R_{CONV} . IC AD539 is a low-distortion analog multiplier, which in our case has been configured as a two-quadrant analog divider. The transfer function of this block is

$$V_{\text{O,DIV}} = -\frac{V_{\text{REF}}}{V_{\text{IN,DIV}}} V_{\text{U}} \quad (3.6)$$

where V_{U} is a scaling voltage, set to a nominal value of 1 V. V_{REF} is an external voltage that is appropriately chosen in order to regulate the pulse fall slope.

The circuit schematic was initially simulated in Simulink (Fig. 3.18). The width of the generated voltage pulse is determined by the time duration of control phase ϕ (signal V_{ϕ} high). Precharge voltage V_{PRE} charges capacitor C when the switch




Figure 3.17: Circuit schematic of the board fabricated to verify the functionality of the proposed pulse generation technique. IC AD539 provides voltage division, whereas resistor R_{CONV} performs the desired voltage-to-current conversion.

controlled by phase ϕ is closed. When ϕ is driven low (hence, $\bar{\phi}$ is driven high), capacitor C starts being discharged by I_{DCH} and, thus, voltage $V_{PROG}(t)$ starts decreasing, providing the desired linear temperature fall in the cell.

In the proposed scheme, voltage V_{PROG} is divided by a constant factor (2 in our design) to meet the input voltage requirements of IC AD539 ($0 < V_{IN,DIV} < 3$ V). Due to the low input impedance of the IC, a buffer is necessary to decouple V_{PROG} and $V_{IN,DIV}$. The need for having a positive voltage at the input of the divider led to the use of two cascaded inverting amplifiers.

The (negative) output voltage of the divider, $V_{O,DIV}$, is made positive by an inverting operational amplifier (voltage gain $G = -1$), thus obtaining voltage V_{CONV} . When control phase ϕ is low, voltage V_{CONV} is converted to a current by means of resistor R_{CONV} . The generated current is mirrored to obtain discharge current I_{DCH}




Figure 3.18: Simulated output voltage pulse V_{OUT} , controlled by clock phase V_ϕ . The temperature correlated with the generated output pulse is represented with the dashed green line.




Figure 3.19: Measured output waveform generated under the control of pulse V_ϕ ($V_{PRE} = 4$ V, $V_{REF} = 1$ V). The width of V_ϕ determines the width of the generated pulse. The pulse fall slope (V_{OUT}) closely approaches the desired shape ($V_{OUT,i}$), thus validating the proposed architecture.

that controls the discharge of capacitor C and, hence, the fall slope of the generated voltage pulse. As pointed out above, the pulse is applied to the PCM cell through a buffer. In the experimental board, the behavior of the PCM cell was emulated by means of a passive load consisting of a resistor that represents the cell during programming.

The board was then fabricated and experimentally characterized in order to verify the validity of the proposed circuit architecture. The width of the generated pulse is determined by clock phase ϕ which controls the switches in the circuit, its amplitude is set by DC voltage V_{PRE} and its fall time is externally controlled by voltage V_{REF} . Capacitor C was chosen equal to 47 nF. The load resistance at the output of the system was set to 8.2 k Ω . Resistor R_{CONV} was set to 2.2 k Ω .

Fig. 3.19 shows the measured output voltage pulse V_{OUT} (blue solid line) compared to the theoretical voltage pulse fall slope $V_{OUT,i}$, which allows achieving the desired linear temperature fall slope (Eq. 3.3), where $m = 45 \cdot 10^3$ V²/μs and $q = 20$ V². A very good agreement between the two fall slopes is observed. V_{PRE} and V_{REF} were set to 4 V and 1 V, respectively.

Fig. 3.20(a) illustrates the measured output pulses for different precharge voltages (V_{PRE} ranging from 2 V to 5 V, $V_{REF} = 1$ V), providing evidence of the effectiveness of the proposed circuit over the whole considered range of V_{PRE} . Fig. 3.20(b) highlights the possibility to control the width of the pulse in order to achieve thermal stability in the active region of the cell by controlling the time interval during which the peak temperature is developed. Fig. 3.20(c) shows the effect of V_{REF} on the generated pulse ($V_{PRE} = 4$ V, V_{REF} varying between 0.5 V and 2 V), indicating an increasing fall time and, hence, a correspondingly slower




Figure 3.20: Measured generated output pulse for different values of (a) precharge voltage V_{PRE} ; (b) width of the phase pulse V_{ϕ} ; and (c) reference voltage V_{REF} . Increasing V_{REF} leads to a steeper linear temperature decrease. The pulse is fully controllable by means of external voltage signals.

temperature decrease with decreasing values of V_{REF} . It is thus evident that the characteristics of the pulse provided to the cell can be fully controlled by external signals in order to achieve the desired waveform.

3.2.3 On-Chip Implementation Design

The PCB implementation described in the previous paragraph proved that the concept developed to obtain a linearly decreasing temperature in a PCM cell is functional. However, timing specifications need to be appropriately adjusted to fit PCM requirements in order to be able to program integrated PCM devices. To this purpose, the design of an on-chip pulse generator providing the desired voltage waveform is discussed in the following. More specifically, two different pulse generators were designed.

3.2.3.1 First Design

The block diagram of the first designed on-chip pulse generator is shown in Fig. 3.21. A voltage pulse with a linearly decreasing falling edge is fed to a linear voltage-to-current converter and is thus transformed into a current which maintains a linear




Figure 3.21: Block diagram of the first circuit designed to generate the desired voltage pulse. The generated voltage ramp-down is converted to a linearly decreasing current, which is in turn converted to a voltage that decreases proportionally to the square root of time. A unity-gain voltage buffer drives the PCM cell.

falling edge. The obtained current pulse is then applied to a non-linear current-to-voltage converter, which generates a voltage proportional to the square root of the input current. The generated voltage pulse, whose voltage during the falling edge therefore decreases proportionally to the square root of time, is applied to the selected PCM cell through a unity-gain voltage buffer that provides the current drive capability required for programming.

The circuit that implements the above block diagram is illustrated in Fig. 3.22. Capacitor C is first precharged to voltage V_{PRE} and is then discharged by current I_{DCH} , which is obtained by mirroring bias current I_{BIAS} by means of current mirror $M_1 - M_2$. The voltage across C , V_{RD} , is then a pulse with a linearly decreasing falling edge. Voltage V_{RD} is converted to a current, I_{M4} , by a source follower (transistor M_3 loaded by resistor R_1). Current pulse I_{M4} , which has the same shape as voltage




Figure 3.22: Circuit schematic of the first designed pulse generator.

pulse V_{RD} , is first mirrored (by means of current mirror $M_4 - M_5$) and then injected into a diode-connected MOS transistor, M_6 , which performs the desired non-linear current-to-voltage conversion. As a matter of fact, the current-voltage relationship of this device is

$$I_{M6} = \frac{1}{2}K_6(V_{GS,6} - V_{t,6})^2 \quad (3.7)$$

where channel length modulation effects are neglected. In Eq. (3.7) I_{M6} is the drain current of the transistor, K_6 is its transconductance factor ($K_6 = k'_6 W_6/L_6$) and $V_{t,6}$ is its threshold voltage.

By solving Eq. (3.7) for $V_{GS,6}$, we obtain

$$V_{GS,6} = V_{t,6} + \sqrt{\frac{2I_{M6}}{K_6}} \quad (3.8)$$

which shows that $V_{GS,6}$ is proportional to the square root of drain current I_{M6} . This implies that the linearly decreasing current I_{M6} is transformed into a voltage, $V_{GS,6}$, which decreases proportionally to the square root of time, as required to meet Eq. (3.3). The voltage pulse at the gate of M_6 is fed to a source follower (M_7 loaded by current source M_8) that provides a negative dc level shift in order to adapt the dc level of the output pulse to the requirements of the program pulse. As mentioned above, a unity-gain voltage buffer should be included in order to deliver the current required for PCM programming.

The width of the generated pulse V_{OUT} is controlled by the time duration of signal V_{TRIG} and its amplitude is controlled by the amplitude of the current pulse I_{M4} , which is in turn controlled by the value of the precharge voltage, V_{PRE} . The fall slope of V_{OUT} is determined by the value of bias current I_{BIAS} . The larger the current that discharges capacitor C , the steeper the fall slope of pulses V_{RD} and I_{M4} and, thus, the steeper the fall slope of the output pulse V_{OUT} . A steeper fall slope of V_{OUT} corresponds to a steeper linear temperature decrease, provided that the shape of the falling edge follows Eq. (3.3).

The circuit in Fig. 3.22 was simulated in Cadence environment. The obtained intermediate signals V_{RD} and I_{M4} can be seen in Figs. 3.23(a) and 3.23(b), respectively. The current pulse reproduces the waveform of voltage V_{RD} . The simulated voltage pulse at the output of the generator is depicted in Fig. 3.24. The falling edge of the generated pulse can be well fitted by a square-root function of time. Very good agreement exists between the simulated and the target falling edge. From above, it can be concluded that the proposed pulse generator is able to program PCM cells based on innovative Ge-rich GST alloys, providing a linear temperature decrease and leading to an optimally crystallized state of low resistance, where the resistance drift over time is potentially suppressed.




Figure 3.23: Simulated waveforms of the linearly decreasing (a) voltage pulse V_{RD} and (b) current through the drain of transistor M_4 , I_{M4} (first design).




Figure 3.24: Simulated output of the first designed pulse generator. The generated voltage waveform is in very good agreement with the target waveform $V_{OUT,i}$.

3.2.3.2 Second Design

Having proof that it is indeed possible to generate the desired voltage fall slope with timing specifications suitable for PCM applications, we decided to develop a more sophisticated design solution in order to be able to control better the non-linearity of the pulse at the output of the system. To this purpose we considered that, in order to reproduce the desired falling edge, both the first and the second derivative over time of the generated pulse should be negative (i.e. the absolute value of its negative slope should increase over time). This implies that, for a given value of time increment Δt , the voltage decrement $-\Delta V_{PROG}$ should increase (in absolute value) as time increases. To this end, the circuit in Fig. 3.25 was designed.

The circuit operates as follows. Capacitor C is first precharged to a given voltage V_{PRE} (trigger signal V_{TRIG} high) and is then discharged at a constant rate (V_{TRIG} low) by a replica of bias current I_{BIAS} , which is obtained through current mirrors M_1 - M_2 and M_3 - M_4 . The voltage across C , V_{RD} , is a pulse with amplitude V_{PRE} and a linearly decreasing fall slope controlled by the value of I_{BIAS} . V_{RD} is applied to a circuit section (transistors M_5 to M_{11}) which converts the linear ramp-down to an output waveform V_B . Signal V_B is in turn fed to an nMOS source follower (transistor M_{12} biased by current source M_{13}), which generates the output voltage V_{OUT} as a down-shifted replica of V_B .

The key section of the circuit is the converter block, which can be analyzed as follows regarding its operation in response to a linear ramp-down voltage applied to the gate of M_6 . More specifically, we are interested in the response $-\Delta V_B$ to an applied voltage decrement $-\Delta V_{RD}$, i.e. in the small-signal response of the converter. Devices M_8 to M_{11} (which operate in saturation) form a unity-gain current mirror




Figure 3.25: Circuit schematic of the second designed pulse generator. The bias circuitry that generates voltages V_{BN} and V_{BP} is not included.

(M_8 and M_9 , as well as M_{10} and M_{11} , are identical) and make the currents through M_6 and M_7 identical, regardless of the value of voltage V_{RD} within the desired range. Transistor M_6 (which operates in saturation) acts as a pMOS source follower, with a small-signal gain $A_{A,RD} = [1 + (g_{m,6}r_{ds,5})^{-1}]^{-1}$, where $g_{m,6}$ is the transconductance of M_6 and $r_{ds,5}$ is the drain-to-source resistance of M_5 (which works in triode and in saturation for sufficiently high and sufficiently low values of V_{RD} , respectively). The current through M_5 (I_{M5}) and, hence, the currents through both M_6 and M_7 progressively increase (at a higher rate when M_5 works in triode). This progressively increases product $g_{m,6}r_{ds,5}$ and, hence, $A_{A,RD}$, which will finally asymptotically approach unity for sufficiently low values of V_{RD} . The value of $|\Delta V_A|$ in response to a given constant decrement $-\Delta V_{RD}$ then progressively increases over time.

Half the current through M_5 is injected into transistor M_7 (which works in triode as long as V_B is higher than $|V_{t,7}|$, where $V_{t,7}$ is the threshold voltage of M_7). This causes a voltage drop $V_{B,A} = -I_{M5}r_{ds,7}/2$, where $r_{ds,7}$ is the drain-to-source resistance of M_7 . The value of $r_{ds,7}$ increases super-linearly over time due to the progressively reduced source-to-gate voltage and the progressively increased source-to-drain voltage of M_7 , thus overcompensating for the sub-linear increase of I_{M5} . The increment $|\Delta V_{B,A}|$ in response to a given decrement $-\Delta V_{RD}$ therefore progressively increases over time. The time behavior of the output voltage of the converter, V_B , which is equal to $V_A + V_{B,A}$ therefore meets the above key target requirement of the desired waveform.

The circuit in Fig. 3.25 was designed in 130-nm CMOS technology. High-voltage devices were used, as a supply voltage V_{DD} of 5 V is necessary to produce voltage




Figure 3.26: Circuit simulation of the second designed pulse generator. The substantially linear falling edge of voltage V_{RD} is converted to a falling edge of V_{OUT} which exhibits very good agreement with the desired shape ($V_{OUT,i}$).

pulses with an amplitude of up to 3 V, which corresponds to the maximum SET voltage amplitude for our application. Bias voltages V_{BN} and V_{BP} ensure adequate bias current through current sources M_5 and M_{13} , respectively. Capacitor C is a 50 fF polysilicon-to-diffusion capacitor.

The proposed pulse generator was then simulated in Cadence environment. The obtained voltage signals V_{RD} and V_{OUT} are shown in Fig. 3.26. It is apparent that the substantially linear falling edge of pulse V_{RD} is converted to a falling edge of V_{OUT} that closely approximates Eq. 3.3, where $m = 1.6 \cdot 10^7 \text{ V}^2/\text{ns}$ and $q = 12.6 \text{ V}^2$.

Fig. 3.27 illustrates the layout of the second designed pulse generator. The width of the generated voltage pulse, which controls the time duration during which the active region of the cell is at the peak temperature, is controlled by the width, $t_{TRIG,w}$, of the trigger pulse. The amplitude of the output pulse is regulated by voltage V_{PRE} and controls the peak temperature developed in the active region of the cell. The fall time of the pulse is determined by current I_{BIAS} . Increasing I_{BIAS} leads to a more abrupt fall of V_{RD} and, consequently, of V_{OUT} .




Figure 3.27: Layout of the second designed pulse generator. Bias circuitry is included. The total area is $1075 \mu\text{m}^2$.




Figure 3.28: Post-layout simulations of output pulse V_{OUT} for different values of (a) precharge voltage V_{PRE} ($t_{TRIG,w}$ and I_{BIAS} constant), (b) trigger pulse width $t_{TRIG,w}$ (V_{PRE} and I_{BIAS} constant) and (c) bias current I_{BIAS} (V_{PRE} and $t_{TRIG,w}$ constant).

Post-layout simulations were carried out to validate the developed circuit for different values of the control parameters. Fig. 3.28(a) shows the simulated pulse at the output of the generator for different values of V_{PRE} (voltage plateau of the output pulse ranging from 1 V to 2.5 V) and the same values of I_{BIAS} and $t_{TRIG,w}$, providing evidence of the effectiveness of the proposed circuit over the considered range of V_{PRE} . Fig. 3.28(b) depicts the simulated output pulse for different widths $t_{TRIG,w}$ of trigger voltage V_{TRIG} (i.e. for different pulse time durations) and the same values of V_{PRE} and I_{BIAS} . Finally, Fig. 3.28(c) illustrates the effect of current I_{BIAS} on the decrease rate of the generated pulse, indicating an increasing fall time and, hence, a slower linear temperature decrease for decreasing values of I_{BIAS} (V_{PRE} and $t_{TRIG,w}$ constant). When changing the value of I_{BIAS} , the shape of the falling edge is maintained unchanged, even though in a different time scale.

It is thus apparent that the pulse characteristics can be externally controlled (by means of $t_{TRIG,w}$, V_{PRE} and I_{BIAS}) in order to fit the characterization needs of a wide range of materials under study and reduce the dispersion of the Low Resistance State distribution in Ge-rich GST based PCM.

3.3 Multilevel Cell Programming Circuit

Since PCM demonstrates a programming window where the resistance ratio between the SET and the RESET state is very high (usually higher than a factor of 100), Multilevel Cell programming, i.e. storing multiple bits in a single memory cell, can be used to achieve higher memory density and, hence, lower cost per bit. In order to store N bits per cell, 2^N distinct resistance levels are required. Key issues to address MLC PCM are the programming methodology as well as the stability and the retention of the intermediate resistance levels [138].

Several programming techniques to achieve an intermediate resistance state have been proposed in the literature. These programming schemes are based on time-consuming, iterative write-and-verify algorithms which are utilized to gradually approach the target resistance level and ensure that the desired resistance value is achieved [92], [139].

In this Section, we propose a novel technique for MLC programming of N-doped Ge-rich GST, which demonstrates performances promising for MLC applications. After reintroducing the recrystallization cartographies of the considered material in bigger detail, we highlight the possibility to program a PCM device to a desired resistance state by using a single-pulse procedure. A circuit able to generate the required programming current pulse is proposed for this purpose and the variability of the current pulse characteristics and the ensuing impact over programmed resistance variability is examined, confirming that the proposed pulse generator is capable of achieving accurately programmed resistance states, which demonstrate modest variation, thus enabling 2-bit MLC programming for PCM.

3.3.1 MLC Programming Algorithm

In order to achieve reliable MLC programming in PCM, we need to ensure that the transition between the RESET and the SET state does not occur abruptly. An ideal candidate for this application should therefore be a material that demonstrates low crystallization speed, thus being capable of gradually passing from the RESET to the SET state and providing the possibility to generate intermediate resistance states. In this respect, GeTe or GST are not good candidates for MLC storage, since the application of a pulse with a constant decrease rate (e.g. with a fall time of a few tens of ns) rapidly leads to a SET state of minimum resistance value [34], [37].

Therefore, the material we selected to work with, is an N-doped Ge-rich GST alloy, which demonstrates low crystallization speed, thus being an ideal candidate for MLC applications. The smooth transition between resistance states allows the occurrence of intermediate states even when the pulse amplitude or other pulse characteristics, such as the time width, t_w , or the fall time, t_f , are affected by some variability.




Figure 3.29: Recrystallization cartographies of N-doped Ge-rich GST as a function of (a) pulse width t_w ($t_f = 5$ ns) and (b) pulse fall time t_f ($t_w = 300$ ns) (mean values from ten tests). Starting from a RESET state, it is possible to reach a desired resistance level by means of single pulses, by adjusting the fall time or the pulse width of the current pulse. White marks correspond to the best choice for programming the four resistance levels for 2-bit-per-cell storage.

For this specific target, we performed a set of characterization measurements on state-of-the-art 1R devices based on N-doped Ge-rich GST, to determine which combination of current amplitude and pulse fall time is necessary to obtain a desired resistance level with a single programming pulse. A series of electrical tests was performed, during which we first programmed our cells to the RESET state and then applied single programming pulses with increasing amplitude, thus obtaining the recrystallization cartographies shown in Fig. 3.29. The application of an initial RESET pulse allows to screen lower current values, enabling a more accurate control of the programmed resistance. The cartographies were obtained by reading the resistance value after the application of a programming pulse with a fixed fall time t_f (5 ns) and an increasing time width t_w (Fig. 3.29(a)), or a pulse with a fixed t_w (300 ns) and an increasing t_f (Fig. 3.29(b)).

The distinct resistance regions in the recrystallization cartographies provide evidence that any resistance level can be achieved with a single-pulse programming procedure by using a specific current amplitude and a controlled fall time. The effect of the programming current amplitude on the final resistance can be seen in Fig. 3.30. Our cells were programmed by means of a Staircase Up (SCU) sequence starting from a fully SET and a fully RESET state. An SCU consists of a sequence




Figure 3.30: Programmed resistance as a function of the programming current amplitude. A sequence of rectangular pulses ($t_w = 50$ ns) with increasing current amplitude is applied to the cells, which are initially programmed in the SET or the RESET state. Once a specific current amplitude is reached, the same resistance value is achieved regardless of the previously stored resistance state.

of rectangular pulses with a constant t_w (50 ns) and increasing current amplitude. When starting from a SET state, a current pulse of 300 μA is capable of melting part of the active region of the chalcogenide, thus altering the resistance state previously stored in the cell. Starting from a RESET state, once the voltage applied across the cell is higher than the threshold voltage which is required to switch the cell, causes the two curves of Fig. 3.30 to overlap, resulting in the same resistance value regardless of the initially programmed resistance state.

Even when a device is initially programmed in the RESET state, it is possible to end up in a fully SET state if a single programming pulse with a sufficiently long t_f (1 μs) is applied, as observed in Fig. 3.31(a). If a pulse with a smaller t_f is applied, a fully SET state can still be reached, but the current range that is favorable for this transition is limited with respect to the previous case. Fig. 3.31(b) demonstrates that a pulse with an abrupt t_f (5 ns) and an increased t_w (700 ns in Fig. 3.31(b)) can be employed in order to bring the cell to an intermediate resistance level. It is thus possible to reach a specific intermediate resistance when a rectangular pulse of low current is applied to the cell.

For our material, the application of a pulse with a long fall time is necessary in order to reach a fully SET state. However, when programming a cell to the RESET state, the width of the applied pulse has a negligible effect on the final resistance value, especially when the applied current pulse has a high amplitude.

For reliable MLC storage, it is important that the programmed resistance distributions are kept sufficiently spaced in order not to result in decoding errors during resistance readout. On that account, we divided our resistance programming window in three equally log-spaced resistance subwindows. The upper bound of the




Figure 3.31: Programmed resistance as a function of the programming current amplitude for different values of (a) pulse width t_w ($t_f = 5$ ns) and (b) pulse fall time t_f ($t_w = 300$ ns). An increased t_f is necessary to reach a stable Low Resistance State starting from a RESET state. Increasing t_w enables the programming of intermediate resistance states at lower programming currents. A short t_w at higher current amplitudes ensures a high-resistance state that remains substantially constant in a wide programming current range.

overall programming window corresponds to a fully RESET state (state 00), which can be achieved by a programming pulse with high amplitude and short fall time. The lower bound of the programming window corresponds to the fully SET resistance value (state 11), which is obtained by applying a programming pulse with lower amplitude and long fall time. The programming conditions for states 00 and 11 can be easily derived from the recrystallization cartographies (deep red region in Fig. 3.29(a) and deep purple region in Fig. 3.29(b), respectively). Intermediate states 01 and 10 correspond to the upper and the lower bound of the intermediate resistance subwindow, respectively.

We then investigated the cartographies for regions around the target intermediate resistance values, aiming at finding the programming conditions and the actual target resistance values that ensure the minimum impact of the variation of the programming pulse parameters over the obtained resistance.

To this end, we estimated which resistance level close to the target value shows the least sensitivity to current amplitude variation and for which programming conditions this resistance value can be achieved. Once this resistance level and the corresponding programming conditions were found, a similar calculation was carried out for the sensitivity of the programmed resistance to fall time variations. The obtained states and the corresponding programming conditions are highlighted by white marks in Fig. 3.29.

The choice of the best programming conditions to obtain a state 01 with low sensitivity to programming condition variations is straightforward, when a pulse




Figure 3.32: Circuit schematic of the proposed current pulse generator for MLC programming.

with high amplitude and long fall time is applied to the memory cell (diamond mark in Fig. 3.29(b)). A similar state can be obtained by the cartography in Fig. 3.29(a), but in this case, the current range necessary to achieve the desired resistance is narrower, thus requiring highly accurate current amplitude control.

A state 10 with the same resistance value and similar sensitivity to programming current variations can also be found in both cartographies (square mark in Fig. 3.29), but when an abrupt pulse fall is employed (Fig. 3.29(a)), the targeted resistance can be achieved with a lower current. Moreover, in this case, the resistance shows smaller sensitivity to programming current variations and is thus preferred. States 00 and 10 can be achieved with an abrupt pulse fall, whereas an increased fall time may be used for the programming pulses for states 11 and 01.

3.3.2 Proposed Pulse Generator

In order to program the cells to the target resistance levels, the on-chip current generator in Fig. 3.32 is proposed. The circuit generates a voltage pulse, V_A , which is converted to a current by means of a resistor (R_1 or R_2) and is then provided to the PCM cell selected by transistor M_S .

Capacitor C is first precharged to a given voltage V_{PRE} through a switch that is enabled when control signal V_{TRIG} is high and is then discharged at a constant rate (V_{TRIG} low) by current I_{DCH} , which is obtained by replicating bias current I_{BIAS} by means of current mirror M_1 - $M_{2a,2b}$. The voltage across capacitor C , which corresponds to signal V_A , is therefore a pulse with amplitude V_{PRE} , time width controlled by the duration of signal V_{TRIG} and fall slope controlled by current I_{DCH} .




Figure 3.33: Simulated programming current pulse waveforms (left) for each desired resistance state. Resistance distributions (right) considering a maximum resistance variation of 50% (3σ) for each state are also shown.

The two different values of fall slope required by the programming conditions in Fig. 3.29(b) (states 11 and 01) are achieved by selecting the mirror factor for I_{DCH} , which is obtained by enabling or not transistor M_{2b} . To provide abrupt fall of the pulse when required (programming conditions in Fig. 3.29(a), states 00 and 10), an additional discharge path for the capacitor was included, namely transistor M_D , which is turned ON or OFF by means of signal V_D .

The generated pulse V_A is then converted to a current pulse by means of the source follower made up by transistor M_3 and a resistor (R_1 or R_2). Switches S_1 and S_2 select the value of the load resistance depending on the required value of the current pulse amplitude. The obtained current, I_{PROG} , is finally fed to the selected PCM cell through current mirror $M_4 - M_5$.

When transistor M_D is enabled to discharge capacitor C , a fall time on the order of a few hundreds of ps is achieved for the current, which enables a good RESET state (state 00) when the amplitude of the generated current pulse is sufficiently high to melt the active portion of the phase change material, or an intermediate (10) state when the current pulse provided has a lower amplitude and a larger pulse width. When capacitor C is discharged by current I_{DCH} , if the current pulse provided to the cell has a low amplitude, a fully SET state (state 11) is achieved whereas, if the amplitude of I_{PROG} is higher, the intermediate resistance state 01 is obtained.

The circuit was simulated in Cadence environment and the obtained current pulses are shown in Fig. 3.33 together with the resistance distributions for each of the four states, obtained assuming a resistance spread 3σ of 50%. According to the recrystallization cartographies of the material, the presented pulses fit the material requirements and are capable of bringing the cell to the target resistance levels.

3.3.3 Programmed Resistance Variation

A key issue of the proposed pulse generator is the impact of fabrication process spreads over the parameters of the obtained pulse, as these spreads affect the obtained cell resistance. To estimate the spread in the resistance distribution for each programmed state, we first performed Montecarlo simulations of the pulse generator, evaluating the spread in the relevant parameters of the generated programming pulse and then analyzed the impact of this spread over the obtained resistance distributions through the experimental cartographies of Fig. 3.31.

For resistance states 00 and 10, the fall time of the pulse has substantially no effect, provided that its value is sufficiently short to ensure fast quench. The effects of pulse width variations are also negligible, since control signal V_{TRIG} is generated by standard digital circuitry (the simulated pulse width variations were on the order of hundreds of ps). Therefore, the only factor that affects the programmed resistance for these two states is the current pulse amplitude.

In contrast, the programmed resistance of states 11 and 01 is affected by the current amplitude as well as by the pulse fall time. Fig. 3.34(a) illustrates the simulated programming current amplitude variation for all states and the pulse fall time variation for states 11 and 01 (Fig. 3.34(b)). The observed resistance variation cannot be estimated by simply observing the resistance variation when only the current amplitude or only the pulse fall time varies, since both parameters can vary simultaneously. In our analysis, we estimated the effect of all variations in the programming pulse characteristics over the programmed resistance.

To this end, we moved across the y-axis of the recrystallization cartographies of Fig. 3.29(a) (evaluating the effects of variation in the programming current am-




Figure 3.34: Simulated (a) current amplitude and (b) corresponding fall time variation of the pulses for the four target resistance states. The two pulse characteristics vary independently, therefore, the effect of both of them has to be taken into account to correctly estimate the resistance variation.




Figure 3.35: Estimated variation of the programmed resistance for each resistance state. The estimated resistance variation ensures a safe margin between resistance states, thus enabling 2-bit MLC programming with the proposed pulse generator.

plitude and considering a constant programming pulse width) and observed the programmed resistance values for states 00 and 10. For the case of states 11 and 01, where the fall time and the current amplitude variations vary independently, we calculated the resistance value for each simulated combination of pulse amplitude and fall time. After reporting the resistance values, we were able to evaluate the overall resistance variation.

The estimated variation in the programmed resistance for each state is illustrated in Fig. 3.35. The largest resistance variation ($\Delta R = 37.4\%$) is observed for state 10. For states 11 and 01, the programmed resistance varies by $\Delta R = 22.9\%$ and $\Delta R = 30.5\%$, respectively. RESET state 00 shows the least variation ($\Delta R = 7.1\%$). Novel memory cell structures can be utilized in order to address the drift problem and ensure that the programmed resistance distributions do not overlap [140]. From the above, we can conclude that the proposed programming circuit is capable of generating four distinct resistance states, which are sufficiently spaced from each other thus allowing accurate resistance state programming for 2-bit-per-cell PCM.

3.4 Summary of the Chapter

Ge enrichment of GST has been shown to positively affect PCM performance, however, it also leads to an increase in the resistivity of the crystalline state and a subsequent SET state resistivity drift. Suppression of this phenomenon can be achieved if the cell is optimally crystallized and brought to a minimum resistance level by means of a pulse sequence of decreasing amplitude, known as Staircase Down (SCD) programming, which is generally considered as a time-consuming procedure, exceeding acceptable industrially compatible times. For this reason, new program-

ming techniques must be utilized in order to guarantee reliable programming of memory devices, remaining compliant with industrial standards.

Among the programming techniques discussed in this Chapter, the R-SET pulse is capable of providing an appropriate current vs. time profile to the memory cell, enabling an optimum crystallization by accurate control of the amplitude and the fall time of the SET programming voltage pulse. It is thus possible to bring the cell to a low resistance value in times as short as 1 μs , targeting SET programming of innovative PCM materials with low crystallization speed. The presented R-SET pulse generator allows full control of the R-SET pulse characteristics and can fit the crystallization demands of a variety of materials under study, thus enabling good crystallization of phase change materials in industrially compatible times.

An additional programming technique, capable of providing an optimum crystallization to the active region of the memory cell and, therefore, minimize the resistance distribution dispersion of the SET state has been also presented. This technique consists in a single-pulse procedure and generates a linear temperature profile that has been shown to lead to an optimal crystallization of the phase change material. Two design implementations capable of generating this pulse have been presented, both able to generate programming voltage pulses which ensure a constant decrease rate of the programming temperature inside the active volume of the cell after the pulse plateau.

Finally, the recrystallization cartographies introduced in Chapter 2 can be used in order to provide optimal programming characteristics (pulse amplitude, width, fall time) and ensure accurate programming of intermediate resistance states, thus enabling the storage of multiple bits per cell. Thanks to the low crystallization speed N-doped Ge-rich GST demonstrates, it is possible to determine the programming conditions which result in resistance states of a specific value. By means of Montecarlo simulation the spread in the relevant parameters of the generated programming pulses was evaluated and then the impact of this spread over the obtained resistance distributions through the experimental cartographies was analyzed. The results of this study validate that the proposed circuit is capable of generating four distinct resistance states, sufficiently spaced from each other, allowing accurate MLC programming for 2-bit-per-cell PCM.

On-Wafer Pulse Generator

Advanced memory devices necessitate programming techniques and peripheral circuitry that are inevitably complex when accurate programming is desired. The basic programming circuit which represents one of the key items of this Thesis, has been introduced in Chapter 3. In the present Chapter, the full design implementation that was carried out during this study is discussed. It should be noted that the developed on-wafer pulse generator is intended for characterization purposes, not for use in commercial devices.

The main idea behind the followed design approach was to co-integrate memory cells and peripheral circuitry for memory testing on the same wafer, with metal layers 1 to 4 used for the BEOL part (circuitry) and metal layers 5 and above dedicated to the deposition of the phase change elements, as portrayed in Fig. 4.1.

For this implementation, we used cells having a standard height ($7.26 \mu\text{m}$) and the possibility to be vertically mirrored (flipped), in order to enable the use of the common metal line as VDD or GND (Fig. 4.2). This way, a more compact, rectangular physical layout can be obtained and the supply signals do not experience any significant voltage drop along the lines. STMicroelectronics 130 nm CMOS




Figure 4.1: Metal layer schematic of BEOL layers (peripheral circuitry) and memory elements deposition (layers 5 - 6).




Figure 4.2: Layout instant. The standard-sized cells are placed in a mirrored fashion, so that minimum space is used, thus achieving a more compact layout.

technology was used and a 25-pad scribe line was made available to provide the input and output signals of the circuit.

Due to the difficulties of generating currents externally through the automatic characterization equipment, the approach followed was to internally generate all the required currents. In addition, the currents that control the fall slope of the generated SET pulse are digitally programmed by means of external voltages. This method presents the disadvantage of potential inaccuracy of the generated currents due to fabrication process spreads and variations in operating conditions, but, as will be described later, is capable of generating up to eight different slopes for the falling edge of the SET programming pulse, thus covering the essential cases of pulses necessary for PCM programming.

Even though device characterization was the final target of this design implementation, it was not possible to integrate the memory elements on top of metal layer 4 due to time-related constraints. Therefore, the effect of programming the memory cell with the circuit presented in the previous Chapter could not be experimentally investigated. However, in the present Chapter, we show the design that was implemented and the layout of the developed circuit block. Post-layout simulations are compared to the simulations of the schematics, demonstrating good agreement. Finally, experimental results of the fabricated integrated circuit are presented.

4.1 Design Implementation

In order to facilitate the understanding of the circuit operation, Fig. 4.3 illustrates the blocks taking part in pulse generation. When compared to the previous design




Figure 4.3: Block diagram of the on-wafer implementation of the R-SET pulse generator.

(Section 3.1), the configuration in Fig. 4.3 includes two additional blocks for pulse falling edge control, i.e. blocks Time Reference Control and Set Pulse Control, which control the slope of signal `TIMEREF` and that of the falling edge of the SET pulse respectively and blocks Address Decoder and Reading Block. The Address Decoder enables the addressing of the memory cell to be programmed, while the Reading Block enables the read-out of a resistance by sensing the current that flows through the resistive element when a known voltage drop is applied across it. The current capability required to drive the load is provided by the unity-gain buffer (LDO Block) placed before the Address Decoder. The unity-gain buffer and the analog switches of the Address Decoder were sized in order to provide an output current of up to 5 mA.

The circuit operates as follows: External digital signals `SS0`, `SS1` and `SS2` control the fall slope of signal `TIMEREF` (four different slopes are available, each corresponding to one or more SET pulse fall slopes, as will be described later). Each combination of these digital signals allows determining a fixed SET pulse fall time, resulting in a total of eight possible fall slopes for the SET pulse. More specifically,

the signal TIMEREF with the shortest fall slope corresponds to the case when the SET pulse demonstrates an abruptly decreasing falling edge, while signal TIMEREF with the longest fall slope is the one that corresponds to the SET pulses with the longest fall times.

The generated TIMEREF signal is then fed to four comparators that generate digital signals, which, as explained in Section 3.1.1, are fed to the Logic Block and enable the generation of the SET pulse. Under the control of signal SEL, it is possible to choose between a linearly decreasing fall slope of the pulse (signal $V_{\text{SET,LV}}$) or a voltage pulse inducing a linearly decreasing temperature profile (signal $V_{\text{SET,LT}}$, as described in Section 3.2). The R-SET pulse sequence is obtained at the Mixing Block and is then fed to the LDO Block, which provides the necessary current driving capability. Five address signals allow selecting the PCM cell to be fed by the generated R-SET pulse or, alternatively, delivering the R-SET pulse to a dedicated output pad in order to monitor the waveform provided to the memory elements. A block enabling the read-out of the resistance value of the selected PCM cell is also included.

The initialization of the pulse is triggered by pulse V_{TRIG} . Besides V_{TRIG} , externally provided signals SS0, SS1 and SS2 are necessary to control the fall slope of signal TIMEREF. Fig. 4.4 shows the combinational logic that generates the signals controlling the fall slope of the generated TIMEREF signal. SS0, SS1 and SS2, highlighted by the filled symbols, are combined in order to generate signals TR_0 , TR_1 and TR_2 , which are then fed to the TIMEREF generation circuit (Fig. 4.5), in order to obtain four different fall slopes, as described in Table 4.1.

Table 4.1: Signals controlling the fall slope of signal TIMEREF and corresponding voltage slope values.

SS2	SS1	SS0	Signals TR_i	Discharge rate
"0"	"0"	"0"	$\text{TR}_0 = \text{TR}_1 = \text{TR}_2 = \text{"1"}$	10^6 V/s
"0"	"0"	"1"	$\text{TR}_0 = \text{TR}_1 = \text{TR}_2 = \text{"1"}$	10^6 V/s
"0"	"1"	"0"	$\text{TR}_0 = \text{TR}_1 = \text{TR}_2 = \text{"1"}$	10^6 V/s
"0"	"1"	"1"	$\text{TR}_2 = \text{"0"}$, $\text{TR}_0 = \text{TR}_1 = \text{"1"}$	$2.5 \times 10^6 \text{ V/s}$
"1"	"0"	"0"	$\text{TR}_1 = \text{"0"}$, $\text{TR}_0 = \text{TR}_2 = \text{"1"}$	$5 \times 10^6 \text{ V/s}$
"1"	"0"	"1"	$\text{TR}_1 = \text{"0"}$, $\text{TR}_0 = \text{TR}_2 = \text{"1"}$	$5 \times 10^6 \text{ V/s}$
"1"	"1"	"0"	$\text{TR}_1 = \text{"0"}$, $\text{TR}_0 = \text{TR}_2 = \text{"1"}$	$5 \times 10^6 \text{ V/s}$
"1"	"1"	"1"	$\text{TR}_0 = \text{"0"}$, $\text{TR}_1 = \text{TR}_2 = \text{"1"}$	10^7 V/s

The generation of signal TIMEREF has been thoroughly described in the previous Chapter. In the implementation presented in the present Section, transistors M_1 - M_7 are included to allow generating the current required to obtain the fall slope of this signal. More specifically, when all three signals TR_i are high, then the discharge




Figure 4.4: Logic circuit that generates the signals for controlling the slope of signal TIMEREF. The input signals provided externally are marked with a black filled pin.




Figure 4.5: Circuit schematic of the block generating signal TIMEREF.

rate of the output node of the circuit, which corresponds to signal TIMEREF, is normally set to $5 \text{ V} / 5 \mu\text{s} = 10^6 \text{ V/s}$.

Depending on which TR_{*i*} signal is at a low level, the corresponding p-channel MOSFET (M₁, M₃ or M₅) is driven ON, thus effectively adding a diode-connected NMOS transistor in parallel with M₇ and therefore providing a higher discharge current and a steeper decrease of the output signal. The nominal values of the discharge rate of signal TIMEREF have been determined after appropriate sizing of transistors M₁ - M₇ and the output capacitor. This capacitor was obtained by transistors M₁₃ and M₁₄, which have their respective drain and source terminals short-circuited ($C_{\text{TR}} = 280 \text{ fF}$).

As described in Section 3.1.1, the generated signal TIMEREF is fed to a cascade of four comparators (Comparator Block - Fig. 3.4) to be compared to four external reference voltages $V_{\text{REF},i}$ ($i = 1$ to 4): the output of each comparator is driven to VDD once the value of signal TIMEREF drops below the corresponding reference




Figure 4.6: Circuit schematic of the operational amplifier used in the Comparator Block. The same amplifier was used in the LDO block.

voltage value. The circuit schematic of the comparator (an Operational Transconductance Amplifier (OTA) in open loop configuration) can be seen in Fig. 4.6. The circuit consists of an n-channel differential pair (transistors M_3 to M_7) cascaded by a p-channel common-source stage with a diode-connected load (transistors M_8 and M_9) and has an overall gain of 30 dB. A polysilicon capacitor ($C = 50$ fF) is connected to the output node for frequency compensation.

The signals which are generated in the Comparators Block are further fed to the Logic Block (Fig. 3.5), where the signals that enable the RESET and the SET pulse, as well as the ground signal, to be fed to the output of the circuit, are generated,




Figure 4.7: Logic circuit that generates the signal for controlling the fall slope of the SET pulse.

as described in Section 3.1.1. Signal $V_{\text{SET,STOP}}$ is also fed to the block where the digital signals controlling the fall slope of the SET pulse are generated (Fig. 4.7). The nominal discharge rates, obtained with the chosen sizing of transistors $M_9 - M_{20}$ (Fig. 4.8) can be seen in Table 4.2.

Table 4.2: Signals controlling the fall slope of the SET pulse and corresponding voltage slope values.

SS2	SS1	SS0	Signals SP_i	Discharge rate
"0"	"0"	"0"	$SP_0 = "0"$ $SP_i = "1"$ ($i = 1, 2, 3, 4, 5, 6$)	4×10^5 V/s
"0"	"0"	"1"	$SP_6 = SP_0 = "0"$ $SP_i = "1"$ ($i = 1, 2, 3, 4, 5$)	10^6 V/s
"0"	"1"	"0"	$SP_5 = SP_0 = "0"$ $SP_i = "1"$ ($i = 1, 2, 3, 4, 6$)	2×10^6 V/s
"0"	"1"	"1"	$SP_4 = SP_0 = "0"$ $SP_i = "1"$ ($i = 1, 2, 3, 5, 6$)	4×10^6 V/s
"1"	"0"	"0"	$SP_3 = SP_0 = "0"$ $SP_i = "1"$ ($i = 1, 2, 4, 5, 6$)	10^7 V/s
"1"	"0"	"1"	$SP_2 = SP_0 = "0"$ $SP_i = "1"$ ($i = 1, 3, 4, 5, 6$)	2×10^7 V/s
"1"	"1"	"0"	$SP_1 = SP_0 = "0"$ $SP_i = "1"$ ($i = 2, 3, 4, 5, 6$)	4×10^7 V/s
"1"	"1"	"1"	$SP_i = "1"$ ($i = 0, 1, 2, 3, 4, 5, 6$)	4×10^8 V/s

Fig. 4.8 illustrates the circuit that generates the SET pulse with a linearly decreasing falling edge (the operation principle of this circuit was described in Section 3.1.1). The current that is provided to current mirrors $M_2 - M_3$ and $M_4 - M_5$ determines the discharge rate of the output node (signal $V_{\text{SET,LV}}$) depends on the state of p-channel transistors $M_9, M_{11}, M_{13}, M_{15}, M_{17}$ and M_{19} , which act as switches (the operation principle being the same as for the slope control of signal TIMEREF - see Fig. 4.5). M_7 and M_8 , which have their respective drain and source terminals short-circuited, act as a capacitor ($C_{\text{SP}} = 260$ fF).

When an abrupt fall slope is desired, signal SP_0 (active high) turns n-channel transistor M_6 (which has a large aspect ratio) ON and thus the output node of the circuit is rapidly discharged. If all control signals SP_i ($i = 1, 2, 3, 4, 5, 6$) are high and SP_0 is low, then the only current affecting the slope of the SET pulse is the one generated by diode-connected transistor M_2 , which provides a minimum current, thus resulting in a smoothly decreasing SET pulse (discharge rate: $2 \text{ V} / 5 \mu\text{s} = 4 \times 10^5 \text{ V/s}$).




Figure 4.8: Circuit generating a SET pulse with a linearly decreasing falling edge.




Figure 4.9: Schematic of the circuit that generates a voltage pulse providing a linear temperature decrease (as described in Section 3.2.3.2). The bias circuit can be seen at the left of the schematic.

From the above analysis, it should be pointed out that the same signals that control the fall slope of signal $TIMEREF$ also control the fall slope of the SET pulse. This choice was made in order to be able to generate SET pulses with short/long pulse durations when a $TIMEREF$ with a specific fall slope was provided. For example, in order to generate a SET pulse with a width of 100 ns, the required reference voltages $V_{REF,3}$ and $V_{REF,4}$ must have a voltage difference of 1 V when




Figure 4.10: Circuit schematic of the Mixing Block.




Figure 4.11: Circuit schematic of the unity-gain buffer (LDO Block).

signal $TIMEREF$ has a discharge rate of $5 \text{ V} / 500 \text{ ns}$ ($= 10^6 \text{ V/s}$), while when the fall slope of $TIMEREF$ corresponds to a discharge rate of 10^7 V/s , the voltage difference between $V_{REF,3}$ and $V_{REF,4}$ is 100 mV , which might be difficult to generate, thus the width of the generated SET pulse will not be well controlled.

The generated SET pulse is also fed to the circuit generating an output pulse capable of providing a linearly decreasing temperature profile, whose operation has been described in Section 3.2.3.2. The circuit schematic of this generator, along with its bias circuitry, can be seen in Fig. 4.9.

Both SET pulses, namely the one with a linearly decreasing falling edge and the one inducing a linear temperature decrease, are fed to the Mixing Block (Fig. 4.10), where they are combined, along with the RESET voltage signal and ground, to obtain the desired R-SET pulse sequence. An external control signal SEL, allows selecting the desired SET pulse. In order to guarantee voltage pulses ranging from 0 to VDD, two complementary switches are used for the SET and the RESET pulses, whereas a simple n-channel switch is utilized for the analog ground signal.

The generated pulse sequence is then applied to the LDO Block (Fig. 4.11), which acts as a current driver for memory programming. More specifically, this block consists of an operational amplifier such as the one shown in Fig. 4.6 and an nMOS follower, namely transistor M_1 , whose drain is connected to an external supply voltage VDD_{LDO} , loaded by transistor M_2 . Transistor M_1 was sized in order for the LDO unit to be able to provide up to 5 mA of current.

Following the LDO Block, an Address Decoder (Fig. 4.12) is placed in order to select the cell to be programmed or sensed. Five address input signals $A_1 - A_5$ are used for this purpose, so that 32 outputs in total can be addressed, the first one (line number 0, selected when all address signals are low), serving as an output test pad,




Figure 4.12: Schematic of the 5 to 32 Address Decoder.

providing information regarding the generated pulse waveform. When all address signals are set to VDD (line number 31 is selected), a read calibration operation is enabled, as will be explained in the following paragraphs.

Fig. 4.13 illustrates the logic schematic of the Address Decoder. The address input signals and their complements are binary combined by means of 5-input AND gates, whose outputs drive analog switches PG_i ($i = 0$ to 31), thus providing access to the corresponding memory cell through lines $V_{CELL,i}$ ($i = 0$ to 31). As mentioned above, lines $V_{CELL,0}$ and $V_{CELL,31}$ are intended for testing and calibration purposes, respectively. In order to ensure the output current drive capability required to program memory devices, the transistor sizes of the analog switches were chosen adequately large. As a consequence, the Address Decoder turned out to be one of the most area-consuming elements of the design, with its layout implementation occupying a total area of $326.53 \times 13.44 \mu\text{m}^2 = 4390 \mu\text{m}^2$.

In order to be able to sense the resistance value of the integrated PCM cells, the reading subcircuit in Fig. 4.14 was incorporated. Voltage V_{READ} , which is set to 0 V during programming, corresponds to an external signal that can be used in order




Figure 4.13: Logic schematic of the Address Decoder Block.

to develop a known voltage drop across the memory resistance, when reading is performed. More specifically, setting signals V_{RESET} , V_{SET} and AGND at a voltage V_{IN} and then fixing voltage V_{READ} at a certain value, allows a current I to flow through the addressed memory cell, according to

$$I = \frac{V_{\text{IN}} - V_{\text{READ}}}{R_{\text{CELL}}}, \quad (4.1)$$

where R_{CELL} is the resistance of the cell. Thus, it is possible to determine the resistance value by sensing the current value and knowing the voltage drop across the cell. For this reason, the drain of transistor M of the reading subcircuit serves as a common node for all memory devices (bottom electrode contacts of devices are all connected and then led to the “virtual ground” VGND provided at the node between resistor R and the drain of transistor M). When transistor M is fully ON





Figure 4.14: Reading subcircuit.

($V_{G,FT} = VDD$), the drain node is at a voltage V_{READ} ($V_{READ} = GND$ during programming) and, therefore, a voltage drop across the sensed resistance generates a current I , according to Eq. 4.1. This current can be read through an output pad and, since the voltage drop across the resistance is known, its value can be easily determined.

In order to be able to verify that the current sensed at the dedicated pad is correct, resistor R_{31} is placed between the drain of M and the output of the Address Decoder that is active when all address signals are high. The resistor is a polysilicon resistor with a value of $10\text{ k}\Omega$. The reason why this resistance value was chosen was due to the fact that, by means of simulations, we were able to verify that the losses at the lines of the Address Decoder are comparable to a resistance value of approximately $2\text{ k}\Omega$. Therefore, selecting a resistor value of $10\text{ k}\Omega$ can give information regarding the current value that is sensed once a specific voltage drop is developed across its terminals, without being affected by the voltage losses across the lines of the Address Decoder.

The final layout of the developed pulse generator can be seen in Fig. 4.15. In order to have a final version of the layout of the integrated circuit that is as much rectangular as possible, “dummy” elements were used in the layout implementation.

The scribe lines for the pulse generation implementation can be seen in Fig. 4.16. 25 scribe lines were placed on the final chip. Each scribe line has a size of $2500 \times 200\text{ }\mu\text{m}^2$ and includes 25 pads. The size of each pad is $50 \times 90\text{ }\mu\text{m}^2$ and the spacing

Figure 4.15: Layout of the on-wafer pulse generator ($381.88 \times 33.5\text{ }\mu\text{m}^2$).




Figure 4.16: Scribe lines of the on-wafer pulse generator.

between them is $30 \mu\text{m}$ for a pitch of $80 \mu\text{m}$. An appropriately designated probe card was used during testing in order to access the pads and provide the supplies and the signals necessary for circuit operation and sensing the generated signal. The pad numbering and the corresponding signals/supplies are seen in Table 4.3.

Table 4.3: Pad numbering and corresponding signals/supplies.

Pad no.	Signal	Pad no.	Signal
1	VDD	14	V_{RESET}
2	V_{DDIO}	15	V_{DDLDO}
3	V_{TRIG}	16	$V_{\text{G,FT}}$
4	SS0	17	V_{READ}
5	SS1	18	A_4
6	SS2	19	A_3
7	SEL	20	A_2
8	$V_{\text{REF,1}}$	21	A_1
9	$V_{\text{REF,2}}$	22	A_0
10	$V_{\text{REF,3}}$	23	I_{READ}
11	$V_{\text{REF,4}}$	24	TESTPAD
12	V_{SET}	25	GND
13	AGND		

The classification of the signals/supplied provided through the pads can be seen in Fig. 4.17. In addition to the signals that have been represented above in the circuit schematics, there are three pads for the supplies, namely the ground (GND) and the power supplies for the circuit and the circuit input/output (I/O) circuitry (VDD and V_{DDIO} , respectively). The I/O circuitry mainly concerns input digital buffers necessary for the propagation of digital signals as well as the diodes protecting from undesired electrostatic discharges and overstresses.

The layout of one single scribe line, where the pulse generator module is highlighted in the area within the white border, can be seen in Fig. 4.18. The layout of the pad array was already available during the layout process of the circuit. In order




Figure 4.17: Classification of signals for the 25 pads. The size and the pitch of the pads can be seen in the bottom right corner of the Figure.

to provide digital signals without losses to the logic part of the circuit, digital input buffers were used, for which a dedicated VDDIO pad was utilized. The connection of the pads to the internal metal wires was performed by means of wide lines of metals 4 and 3.




Figure 4.18: Layout of one scribe line (metal 4). The pulse generator can be seen in the highlighted white rectangle.

4.2 Post-Layout Simulations

After completing the layout and successfully running Design Rules Check (DRC) and Layout versus Schematic (LVS) controls, post-layout simulations were carried out to validate the design, observing the differences with respect to schematic simulation results and estimating how these differences may affect the final fabricated circuit.

As far as the post-layout simulations of signal TIMEREF are concerned, we need to point out that, even though the size of the transistors configured as capacitors was chosen carefully in order to achieve the exact value of discharge rate mentioned in Table 4.1, post-layout simulation results (Fig. 4.19) are slightly different than expected. More specifically, the only case where the desired discharge rate is achieved, is the case when signal TR_0 (purple line in Fig. 4.19) is low, which corresponds to the most abrupt fall slope. The higher discharge rate that is observed for the case when signal TR_1 or signal TR_2 is low, as well as when all signals TR_i are high, results in a slight time shift for the logic signals provided and generated by the Logic Block. Since the signals generated by the Logic Block control the width of the generated SET and RESET pulses, a time shift in these signals will result in a




Figure 4.19: Post-layout simulations of signal TIMEREF for different internally generated signals TR_i .

time shift of the generated pulses, thus not affecting the time intervals during which the active region of the cell reaches its peak temperature.

These slightly different fall slopes highlighted by post-layout simulations are instead a concern for the falling edges of the linearly decreasing SET pulse and the SET pulse inducing a linear temperature decrease in the active region of the cell. As can be seen in Fig. 4.20, the generated fall slopes are always found to be in a sufficient range to induce the recrystallization of the cell (resulting in discharge rates of up to 10^6 V/s for the case when all control signals SP_i are high), or melt-quench the phase change material (signal SP_0 driven high). Fig. 4.21 demonstrates how the same kind of fall slope range is maintained, along with the desired non-linearity of




Figure 4.20: Post-layout simulations of SET pulses with linearly decreasing falling edge.




Figure 4.21: Post-layout simulations of SET pulses with non-linearly decreasing falling edge.




Figure 4.22: R-SET pulse sequences (linearly decreasing falling edge) corresponding to different control signals SP_i . The same reference voltages (see text) have been used in all cases.

the falling edge, at the output of the circuit generating a voltage pulse intended to provide a linearly decreasing temperature profile in the memory cell.

In order to get a more general view of the timing of the pulses the generator can provide, the voltage at the output of the Mixing Block was simulated: the obtained pulses can be seen in Fig. 4.22. The values of the RESET and the SET pulse amplitude were set to 3 and 2 V, respectively, while the reference voltages $V_{REF,i}$ were set to 4.5 V, 4 V, 3.5 V and 3 V. The spikes at the output of the generator, which must be avoided during the programming phase, are ascribed to the generation of the spike at the $V_{RESET,EN}$ output of the Logic Block. More specifically, since the generated RESET pulse and the ground are superposed at the output of the Mixing Block, this spike results in a residual “RESET pulse spike”, which does not affect memory programming, since its duration (which is in the order of a few hundreds of ps) does not allow it to induce any kind of temperature change on the memory cell and thus melt or cause any kind of structural change of the active region of the memory cell.

Another thing that needs to be taken into account is that the fall slopes for the case when signal SP_1 , SP_2 or SP_3 are active and similar and, thus, limit the available choice of fall slopes, since the corresponding R-SET sequences will have substantially the same impact on the programmed volume of the cell.

4.2.1 Schematic vs. Post-Layout Simulations

In this Subsection, the results of a standard case of an R-SET pulse coming from schematic (i.e. pre-layout) and post-layout simulations are compared. For illustration purposes, we chose to present the results obtained when signal SS_2 is set high and signals SS_1 and SS_0 are set low (which corresponds to driving signals TR_1 and SP_3 low). Voltages $V_{REF,i}$ were set at 4.5 V, 4 V, 3.5 V and 3 V, while a linearly decreasing voltage pulse was chosen to be fed to the output of the circuit (signal SEL set to GND). The amplitudes of the RESET and the SET pulse were fixed at 3 V and 2 V, respectively. A pulse V_{TRIG} with a width of 50 ns was applied in order to initialize circuit operation.

Fig. 4.23 shows the waveforms of signal TIMEREF obtained with the schematic (pre-layout - red curve) and the post-layout (green curve) simulation. While the two signals are similar at the beginning of the ramp-down, the curve corresponding to the post-layout simulation ends up being discharged more rapidly, leading to different timing of the control signals sent to the Logic Block and, hence, of the signals generated by this block.

The above different timing can be clearly seen in Figs. 4.24 and 4.25. More specifically, for the same reference voltages, the time difference in the transitions of the generated logic signals is quite small when transitions are located at the beginning of the simulation, whereas the distance between the rising edge of the digital signals seems to grow further for large values of t ($t > 200$ ns).




Figure 4.23: Schematic (pre-layout) and post-layout simulations of signal TIMEREF.




Figure 4.24: Schematic and post-layout simulations of the input signals of the Logic Block.




Figure 4.25: Schematic and post-layout simulations of the output signals of the Logic Block.

As far as the SET pulses generated by the pulse generator are concerned (Figs. 4.26 and 4.27), they start to rise with the application of V_{TRIG} and thus there is no delay in their starting point. However, as expected, the pre-layout and the post-layout simulated pulses start decreasing at different instants, even though the same reference voltages are used in the two cases, due to the differences observed between signals $TIMEREF$ obtained in the two simulations. Moreover, the slope of the pulse corresponding to the post-layout simulation is steeper, leading to a faster voltage decrease. The same effect also exists in the case of pulse $V_{SET,LT}$ (pulse for linear temperature decrease).




Figure 4.26: Schematic and post-layout simulations of the SET pulse with a linear voltage decrease.




Figure 4.27: Schematic and post-layout simulations of the SET pulse with a strongly non-linear voltage decrease.




Figure 4.28: Schematic and post-layout simulations of the R-SET pulse provided at the output of the Mixing Block.




Figure 4.29: Schematic and post-layout simulations of the pulse generated at the output of the LDO Block.

The above effects are evident also at the output of the Mixing Block (Fig. 4.28), as well as at the output of the Address Decoder (Fig. 4.29). What is worth pointing out here is the poor performance of the LDO Block and its impact on the final voltage waveform provided to the Address Decoder and, subsequently, to the memory cell. The main concern is the apparent offset that exists in the generated waveform after the end of the SET pulse, which could inadvertently exceed the holding voltage of the memory cell and, thus, alter the information stored in the memory device. This initial offset is ascribed to the poor current sinking capability of the output pull-down transistor of the LDO Block (transistor M_2 in Fig. 4.11) and gradually reduces to zero after a long time. This means that this residual voltage does not affect memory programming if the capacitance associated to the metal lines connecting the output of the circuit to the memory devices (when these will be deposited) is on the order of a few hundreds of fF.

4.3 Experimental Results

In the present Section, the experimental results of the BEOL deposited circuit will be presented. When these lines were written, the PCM elements had not yet been deposited and, thus, the effect of the programming circuit on memory devices still remains to be experimentally examined. Moreover, due to fabrication issues, the polysilicon resistor included to calibrate the current for the read-out of the resistance value was not deposited, thus rendering the I_{READ} pad practically useless.

The only way to experimentally test the operation of the circuit was through pad TESTPAD, checking if the circuit responds to the applied signals as expected. Since only the BEOL layers were deposited, an especially processed wafer was requested,




Figure 4.30: A RESET pulse followed by a SET pulse measured at the output of the pulse generator (pad TESTPAD).

where the SiN passivation layer was removed in order to be able to contact the pads. A highly automated experimental set-up was used, where the pads were contacted with a dedicated probecard. The control of the signals applied to the pads was performed by means of a program written in C++. The tests were carried out in the highly automated tester owned by the Design, Architectures and Embedded Software Division (DACLE) of CEA-LETI.

In order to perform our measurements, we set the RESET and the SET voltage to 2 V and 1.5 V respectively. This choice was made in order to be compliant with the maximum voltage that could be measured by the Data Acquisition System before reaching the saturation value of 2.2 V. Reference voltages $V_{\text{REF},i}$ were set to $V_{\text{REF},1} = 5$ V, $V_{\text{REF},2} = 4$ V, $V_{\text{REF},3} = 2$ V and $V_{\text{REF},4} = 0.8$ V. The choice of these values was made in order to be able to observe SET and RESET pulses at the output of the circuit that were distinct between each other. Furthermore, signals SS_i were all set to 0, in order to obtain the longest time interval possible (which corresponds to the longest fall slope of signal TIMEREF) and thus be able to adequately observe the voltage output, despite the large capacitive load observed during the measurement, which is mainly attributed to contributions of the pad and interconnection cables.

The R-SET pulse measured at the output of the circuit can be seen in Fig. 4.30. A key item to be discussed is the difference between the rise and the fall time of the pulses. More specifically, even though a steep rise time can be seen for both the SET and the RESET pulse, the fall time of both pulses is particularly long, even though an abrupt fall time was expected for the RESET pulse. A long fall time is beneficial for the case of the SET pulse, but a long fall time in the RESET pulse might lead to undesired programming of the memory cell into its SET state as opposed to an





Figure 4.31: Circuit schematic used to simulate the load connected to the output of the pulse generator (pad “TESTPAD”) during the experimental characterization.

Figure 4.32: Measured and simulated RE-SET pulse rising and falling edge.

abrupt fall time that was expected, since an excessive quenching time can lead to recrystallization of the active region of the memory cell.

This difference in the rise and fall time of the pulse is ascribed to the excessive capacitive load present at the output of the circuit in the experimental set-up. As a matter of fact, the source follower at the output of the unity-gain buffer, which works in class A (Fig. 4.11), was designed to drive an output capacitance of up to 5 pF, which corresponds to the capacitance of a Bit Line driving 30 memory cells, whereas a much larger output capacitance is present during measurements.

During testing, the output pull-up device of the unity-gain buffer is turned ON with a large gate-to-source voltage, thus providing a fast rising edge of the output pulse, whereas the pull-down device M_2 , which operates with a constant gate-to-source voltage, features limited current sink capability. The slope of the falling edge is therefore determined by the discharge of the output capacitance through the load resistor R_L of 10 k Ω .

The simplified circuit configuration used during testing was then simulated, by loading the output of the pulse generator with the circuit shown in Fig. 4.31, where $R_s = 50 \Omega$ represents the series resistance of the cable and C is the overall parasitic capacitance due to the pad and the connection lines. The obtained voltage pulse across resistance R_L is illustrated in Fig. 4.32 (red dashed line). The simulated rise and fall times are in excellent agreement with the measured ones, which are also shown in the figure (blue line) for comparison purposes.

A resistance R_L of a few k Ω can be selected to be placed in parallel with the capacitor, thus making the RC time constant of the load circuit negligible with respect to the falling time of the desired pulse and, hence, allowing the unity-gain




Figure 4.33: Falling edges of the SET pulse for different values of control signals SP_i . Due to the heavy capacitive load, the effect of control signals can be fully appreciated only for sufficiently low slopes.




Figure 4.34: Measured R-SET pulses with non-linear SET fall slope decrease aiming at a linear temperature decrease in the GST active region. As the fall slope increases, the non-linearity of the pulses can no longer be observed.

buffer to accurately repeat the generated pulse at its output. Unfortunately, the value of resistor R_L available for this purpose is so low (100Ω) that the output pulse amplitude that can be replicated at the output accurately (i.e. with substantial unity gain) is limited to low values (on the order of 400 mV) due to the finite current drive capability of the pull-up transistor of the unity-gain buffer, thus rendering the method inapplicable.

The presence of the above huge capacitive load also does not allow fully appreciating the control of the falling edge of the SET pulse by means of signals SS_i (Fig. 4.33). While the effect of these control signals is evident for the case when all signals SP_i are high and SP_0 is low (brown line) and signals SP_0 and SP_6 are low (yellow line), the rest of the fall slopes, which should nominally feature steeper fall slopes, are substantially superimposed.

A similar situation is also evident in the case when the fall slope of the SET pulse is intentionally non-linear, aiming at ensuring a linear temperature decrease in the active region of the chalcogenide material. More specifically, from Fig. 4.34, the desired non-linearity is easily observed in the case of a high (i.e. smooth) pulse fall slope (brown curve), whereas this non-linearity becomes negligible for the other cases (higher discharge rate).

Fig. 4.35 shows the RESET pulses generated when voltage $V_{REF,1}$ is set to 5 V and voltage $V_{REF,2}$ sweeps starting from 5 V and decreasing down to 0 V, thus giving rise to increasing values of pulse width. The four figures 4.35(a) to 4.35(d) correspond to different slopes of signal $TIMEREF$ (Fig. 4.35(a)): fastest




Figure 4.35: Measured RESET pulses generated with a constant reference voltage $V_{REF,1}$ (5 V) and a varying voltage $V_{REF,2}$. The generated pulses correspond to different (internally) generated signals $TIMEREF$, whose slope is decreasing from (a) to (d).

slope; Fig. 4.35(d): slowest slope) and, hence, to different time scale of the generate R-SET pulse. In addition to demonstrating that it is indeed possible to modify the width of the generated pulses by means of the external reference voltages, the above set of figures gives information regarding the time scale provided by signal $TIMEREF$ when different signals TR_i are internally generated.

A direct measurement of the slopes of signal $TIMEREF$ cannot be done, as this signal is not accessible. Nevertheless, an indirect measurement of this parameter can be obtained by sweeping $V_{REF,2}$ (i.e. the voltage when the fall slope of the RESET pulse is triggered) in a given range and detecting the time, t_{CROSS} , when $TIMEREF$ crosses this voltage. To this end, we chose a given voltage value (namely, $V = 1.95$ V) in the falling edge of the RESET pulse and we detected the instant when this voltage is reached for different values of $V_{REF,2}$ (which corresponds to t_{CROSS} plus a constant time offset). The resulting slopes for different settings of control signals TR_i can be seen in Fig. 4.36. In some cases, the RESET pulse did not reach its plateau, therefore no value could be reported (e.g. for the steepest fall




Figure 4.36: Time instants where the generated varying width RESET pulses reach a specific voltage value during their decrease and corresponding reference voltage.




Figure 4.37: Measured RESET pulses with varying amplitude.




Figure 4.38: Measured SET pulses with varying amplitude.

slope of signal TIMEREF, the RESET pulse reaches its plateau when $V_{\text{REF},2} < 2.5$ V).

The exact values and the exact waveform of signal TIMEREF are not easy to obtain with the used indirect method due to causes such as unavoidable fabrication process spreads, which result in different values of the currents involved in the RESET pulse generation, the fact that no RESET pulse plateau can be reached in some cases because of the high capacitive load present in the experimental set-up, delays affecting the circuit performance, etc. Nevertheless, Fig. 4.36 gives a strong clue regarding the generated signal TIMEREF: it is apparent that a wide control over the slope of TR_i is achieved.

Finally, Figs. 4.37 and 4.38 demonstrate the ability of the circuit to control the amplitude of the generated RESET and SET pulse, respectively, by means of exter-

nal voltages V_{RESET} and V_{SET} . For both cases, the same fall slope is maintained in all pulses. It is worth pointing out that, in the case of the SET pulse, the fall slope maintains its linearity down to a few hundred mV.

4.4 Summary of the Chapter

PCM programming involves application of voltage pulses that result in temperature changes that either melt and then rapidly quench a volume of amorphous material (when it comes to RESET programming), or maintain this volume at a slightly lower temperature for sufficient time for recrystallization (SET programming). A low voltage is used to sense the device resistance (READ), so that the device state is not altered.

In order to provide these different types of programming operations, a dedicated circuit is necessary. The basic programming circuit that consists one of the key items of this Thesis, has been introduced in Chapter 3. In the present Chapter, the full design implementation that was carried out during this study is discussed.

The proposed on-wafer pulse generator is capable of generating RESET and SET pulses with amplitude and width that can be controlled by external voltage signals. Eight different fall slopes are provided for the SET pulse, which, combined with the pulse amplitude and pulse width, should be able to generate intermediate resistance states and thus achieve MLC programming.

Even though the results on memory performance could not be observed, the overall design activity proved to be successful: starting from the electrical study of the memory devices of interest, we were able to specify a programming procedure suited to the innovative materials these advanced memory cells are based on. Once the specifications for the desired programming technique were explicitly stated, circuit schematics were drawn and simulations at schematic level were performed. When the desired behavior was achieved, the physical layout of the circuit was done: post-layout simulations then provided evidence that the circuit was fully operational. Finally, the fabricated circuit was successfully characterized, thus demonstrating a correct complete design flow, finally providing a complete characterization platform for PCM testing.

Conclusions and Perspectives

Among the emerging non-volatile memory technologies, Phase Change Memory is the most promising candidate to replace conventional Flash memory. PCM offers a wide variety of features, such as fast read and write access, excellent scalability potential, baseline CMOS compatibility and exceptional high-temperature data retention and endurance performances, and can therefore pave the way for applications not only in stand-alone memory devices, but also in energy-demanding, high-performance computer systems. Moreover, with a resistance programming window extending up to four orders of magnitude, PCM can ensure MLC programming, and is deemed to play a key role in the memory market over the next decade.

Bit storage in PCM relies on the reversible, thermally activated transition between the crystalline phase (low resistance or SET state) and the amorphous phase (high resistance or RESET state) of a chalcogenide alloy. To program a PCM device to the SET and the RESET state, specific currents are required. For the RESET programming operation, the required current has to be able to provide a temperature profile adequate to induce the melting and then rapidly cool the phase change material, whereas the SET programming current has to be lower but still large enough to enable the crystallization of the cell. An alternative SET programming technique consists in providing a high temperature in order to melt the chalcogenide material and then slowly decreasing the temperature and thus allow the alloy to crystallize. The SET operation determines the write speed performance of PCM technology, since it is much slower than the RESET operation. The required duration of the SET pulse depends on the crystallization speed of the phase change material.

One of the most conventional materials used in PCM applications is $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST), which is capable of providing a fast transition between the SET and the RESET state. However, the low crystallization temperature of GST results in poor thermal stability and, thus, in limited data retention. Another drawback of this material is the high RESET current required to make the phase change material pass from the well-ordered crystalline to the energetically less favorable amorphous phase.

To improve GST material properties, different dopants have been co-integrated and the obtained structures have been tested. The addition of dopants leads to a reduction of the write current as well as to an improved retention time of the amorphous phase due to increased crystallization temperature. In this context, the quest for a golden composition, i.e. for an innovative material that shows very good data retention properties and reliable overall performance, is still ongoing.

Ge-rich GST alloys generally exhibit higher crystallization temperature with respect to GST, thus resulting in much better thermal stability and, therefore, in

better data retention. The introduction of N into Ge enriched GST seems to further enhance PCM performance.

Nonetheless, Ge-rich GST alloys demonstrate slow crystallization speed with respect to GST and a non-negligible residual resistance drift phenomenon in the SET state. The drift of the Low Resistance State of the Ge-rich GST can be reduced when N is co-incorporated into the material. The recrystallization cartographies provided for the study of the crystallization speed of the considered materials highlight the need for a specific current versus time profile to achieve a SET state where the LRS drift is reduced. To obtain the desired current versus time profile, innovative programming techniques need to be implemented.

Among them, the R-SET pulse, which consists of a sequence of a RESET pulse followed directly by a SET pulse with a linearly decreasing fall slope, is capable of achieving a really low resistance SET state, with a drift coefficient comparable to the one obtained by means of time-consuming Staircase Down programming procedures. The R-SET pulse sequence takes advantage of the threshold voltage decrease occurring after the application of a RESET pulse to the cell, and brings the memory cell to the SET state with a reduced programming voltage, thus protecting the cell from possible excessive current overshoots during switching.

An additional programming technique that has been engineered in order to deal with the SET state resistance distribution dispersion Ge-rich GST demonstrates, consists in linearly decreasing the temperature in the active region of the memory device. To this end, the fall slope of the applied voltage pulse has to be proportional to the square root of time. The linear decrease rate of the temperature developed in the memory device with this approach has been shown to lead to bigger crystal grains in the active region of the phase change material and, thus, to a resistance state of lower value, which exhibits a lower drift.

N-doped Ge-rich GST is an ideal candidate for MLC storage, thanks to the low crystallization speed it demonstrates when compared to conventional GST. More specifically, the smooth transition between the SET and the RESET state allows the occurrence of intermediate resistance states even when the pulse amplitude or other pulse characteristics, such as time width and/or fall time, are affected by moderate variability. Studying the recrystallization cartographies of this material, the optimal characteristics of the programming current pulses required to bring the memory cell to a target intermediate resistance level by using a single-pulse procedure were determined.

For this purpose, a current pulse generator capable of providing current programming pulses with the required characteristics has been presented. The circuit is capable of providing multiple resistance levels which show modest variation when the applied programming pulse varies due to fabrication process spreads. The accuracy of the programmed resistance levels, which has been estimated by means of

Montecarlo simulations, highlights the effectiveness of the presented technique, thus making the proposed circuit a viable solution for programming multiple resistance levels per cell.

In order to program the cells with the proposed techniques, an on-wafer pulse generator has been designed and implemented. The circuit provides the possibility to program PCM cells to the RESET or the SET state, generating pulses whose characteristics can be easily controlled. More specifically, the amplitude and the width of SET and RESET pulses can be controlled by means of external voltage signals and, for SET programming, an additional selection between a pulse with a linear voltage decrease and a pulse inducing a linearly decreasing temperature profile (also selecting the fall slope of the pulse) is possible. Therefore, the presented pulse generator allows full control of the pulse characteristics and can fit the crystallization demands of a variety of materials under study, enabling accurate programming of phase change memory devices based on alternative-to-GST materials.

Even though the device performance of PCM seems to be optimized thanks to N doping of Ge-rich GST, the research for a material that offers the best trade-off between high temperature data retention and SET state performance is still ongoing. The peculiar crystallization mechanism resulting in the resistance drift of the SET state has been recently figured out and the phase change alloy featuring an optimized stoichiometry represents a great candidate for Multilevel Cell storage. Once the mechanisms causing the residual drift phenomenon in the intermediate resistance states are fully understood, the reliability of PCM MLC storage will be improved and the candidate material will be able to offer intermediate resistance states whose content does not evolve over time.

A further interesting development of PCM technology will be the study of the device behavior when the cell architecture is changed. The measurements performed in the context of this Thesis were carried out on state-of-the-art “Wall” 1R devices. Integrating innovative phase change materials in more advanced cell architectures, such as the Confined architecture, is challenging, but the advantages coming from that approach, such as the good thermal confinement of the active volume and the consequent increased power efficiency, will be evident in the final product. However, as pointed out in Chapter 1, the resistance control of the confined element can be achieved only by partially recrystallizing the phase change material (which is entirely involved in the melting procedure) at the end of the programming procedure, which requires a highly accurate control of the electrical pulse shape applied to the cell. This necessitates highly reliable selector devices (diodes or transistors) allowing accurate monitoring of the programming current.

As far as the design implementation of the pulse generator presented in this Thesis is concerned, several things should be improved in order to enable more accurate device programming. One of the main issues to be improved is the design of

the unity-gain buffer that provides the necessary current driving capability, targeting the improvement of the poor performance of the pull-down transistor in the output stage. More specifically, a more suitably designed operational amplifier may be implemented in order to provide high dc gain and reproduce the voltage pulses with adequate accuracy.

Regarding the control of the fall slopes of the generated signals, the design approach that was followed includes the on-chip generation of currents, with the generated current amplitude being provided by generated control signals. The bias current generator that was implemented is affected by large spreads due to the fabrication process and large variations with operating conditions.

As a general approach, it is better to provide one current with an external source or use an external resistor connected between the supply voltage and an internal diode-connected transistor. The obtained current, which will then be mirrored with different mirror factors, is obviously affected by spreads and variations with operating conditions but, changing the value of the resistor, the desired current can be obtained with reasonable accuracy.

Nevertheless, one of the most important perspectives related to the present work is the study of the fabricated circuit programming and the effects thereof on device performance. More specifically, while it has been possible to analyze the effects of the R-SET pulse on PCM cells thanks to the electrical characterization equipment that enabled us to generate this pulse sequence, the results of the application of the pulses inducing a linear temperature profile in the cell are still to be experimentally investigated.

Furthermore, given that eight different fall slopes of the SET pulse can be provided at the output of the designed circuit, the impact of programming on the generated (intermediate) resistance states can also be of great interest, especially when combined with a varying width of the generated pulses. Once the optimization of circuit operation and device performance are ensured, the circuit may be further developed in order to be used in an array of phase change memory cells, also aiming at exploring challenging solutions, such as the cross-point memory array.

In conclusion, it is an undeniable fact that PCM has started to be considered as a real competitor in the non-volatile memory market. Being compatible with standard CMOS processes and demonstrating a remarkable set of performances, PCM has attracted the interest of many industrial competitors and turns out to be a reference for other memory technologies. We believe that in the near future, also thanks to the work presented in the current Thesis, the unique capabilities of PCM will be exploited in different electronics systems, ranging from ultra high performance memory subsystems to large-scale computing platforms.

Author's Publications List

Conferences

- [1] **A. Kiouseloglou**, G. Navarro, A. Cabrini, G. Torelli and L. Perniola, "Current pulse generator for multilevel cell programming of innovative PCM", *International Conference on IC Design & Technology (ICICDT)*, 2015.
- [2] **A. Kiouseloglou**, G. Navarro, A. Cabrini, L. Perniola and G. Torelli, "Optimized temperature profile based pulse generator for innovative Phase Change Memory", *IEEE 13th New Circuits and Systems Conference (NEWCAS)*, 2015.
- [3] **A. Kiouseloglou**, E. Covi, G. Navarro, A. Cabrini, L. Perniola and G. Torelli, "A circuit for linearly decreasing temperature SET programming of PCM based on Ge-rich GST", *11th Ph.D. Research in Microelectronics and Electronics (PRIME)*, 2015.
- [4] **A. Kiouseloglou**, E. Covi, G. Navarro, A. Cabrini, L. Perniola and G. Torelli, "Optimal programming with voltage-controlled temperature profile to reduce SET state distribution dispersion in PCM", *21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)*, 2014.
- [5] G. Navarro, M. Coué, **A. Kiouseloglou**, V. Sousa, P. Noé, F. Fillot, V. Delaye, A. Persico, A. Roule, C. Sabbione, M. Bernard, D. Blachier, A. Cabrini, G. Torelli, P. Zuliani, R. Annunziata, E. Palumbo, M. Borghi, G. Reimbold and L. Perniola, "SET performance improvement in phase-change memory based on innovative materials featuring high temperature data retention", *European Phase Change and Ovonic Symposium (EPCOS)*, 2014.
- [6] **A. Kiouseloglou**, G. Navarro, A. Cabrini, G. Torelli and L. Perniola, "Optimization of Low-Resistance State performance in Ge-rich GST phase change memory", *10th Ph.D. Research in Microelectronics and Electronics (PRIME)*, 2014.
- [7] **A. Kiouseloglou**, E. Covi, G. Navarro, A. Cabrini, L. Perniola and G. Torelli, "Temperature study of high-drive capability buffer for phase change memories", *10th Ph.D. Research in Microelectronics and Electronics (PRIME)*, 2014.
- [8] E. Covi, **A. Kiouseloglou**, A. Cabrini and G. Torelli, "Compact model for phase change memory cells", *10th Ph.D. Research in Microelectronics and Electronics (PRIME)*, 2014.

- [9] G. Navarro, M. Coué, **A. Kiousseloglou**, P. Noé, F. Fillot, V. Delaye, A. Persico, A. Roule, M. Bernard, C. Sabbione, D. Blachier, V. Sousa, L. Perniola, S. Maitrejean, A. Cabrini, G. Torelli, P. Zuliani, R. Annunziata, E. Palumbo, M. Borghi, G. Reibold and B. De Salvo, “Trade-off between SET and data retention performance thanks to innovative materials for phase-change memory”, *IEEE International Electron Devices Meeting (IEDM)*, 2013.

Journal articles

- [10] **A. Kiousseloglou**, G. Navarro, V. Sousa, A. Persico, A. Roule, A. Cabrini, G. Torelli, S. Maitrejean, G. Reibold, B. De Salvo, F. Clermidy and L. Perniola, “A novel programming technique to boost low-resistance state performance in Ge-Rich GST phase change memory”, *IEEE Transactions on Electron Devices*, vol. 61, no. 5, pp. 1246 - 1254, May 2014.

Bibliography

- [1] M. Castells, “End of Millennium, The Information Age: Economy, Society and Culture, vol. III”, *Wiley-Blackwell, Malden, MA*, 2000. (Cited on page 1.)
- [2] R.D. Isaac, “The future of CMOS technology”, *IBM J. Res. Develop.*, vol. 44, no. 3, 2000. (Cited on page 1.)
- [3] K. Kim and Gwanhyeob K., “The prospect on semiconductor memory in nano era”, *Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on*, Oct 2004, vol. 1, pp. 662–667 vol.1. (Cited on page 1.)
- [4] J.E. Brewer, “Lest we forget: NVSM from origins to the "beyond CMOS" era”, *Non-Volatile Memory Technology Symposium, 2004*, Nov 2004, pp. 1–. (Cited on page 2.)
- [5] G.W. Burr, B.N. Kurdi, J.C. Scott, C.H. Lam, K. Gopalakrishnan and R.S. Shenoy, “Overview of candidate device technologies for storage-class memory”, *IBM Journal of Research and Development*, vol. 52, no. 4.5, pp. 449–464, July 2008. (Cited on pages 3, 18, 33 and 50.)
- [6] D.J. Wouters, R. Waser and M. Wuttig, “Phase-Change and Redox-Based Resistive Switching Memories”, *Proceedings of the IEEE*, vol. 103, no. 8, pp. 1274–1288, Aug 2015. (Cited on page 3.)
- [7] C.H. Lam, “The Quest for the Universal Semiconductor Memory”, *Electron Devices and Solid-State Circuits, 2005 IEEE Conference on*, Dec 2005, pp. 327–331. (Cited on page 7.)
- [8] S. Aritome, “Advanced flash memory technology and trends for file storage application”, *Electron Devices Meeting, 2000. IEDM '00. Technical Digest. International*, Dec 2000, pp. 763–766. (Cited on page 7.)
- [9] R. Bez, E. Camerlenghi, A. Modelli and A. Visconti, “Introduction to flash memory”, *Proceedings of the IEEE*, vol. 91, no. 4, pp. 489–502, April 2003. (Cited on pages 8 and 15.)
- [10] J. Meena, S. Sze, U. Chand and T.-Y. Tseng, “Overview of emerging non-volatile memory technologies”, *Nanoscale Research Letters*, vol. 9, no. 1, 2014. (Cited on page 9.)

- [11] MarketsandMarkets Analysis, “Next Generation Memory Market by Technology (Nonvolatile memory (MRAM, FRAM, PCM, and RRAM), Volatile Memory (DRAM (T-RAM, T-T-RAM, and others) and SRAM (Z-RAM and others), Application and Geography - Global Forecast to 2013 - 2020”, *marketsandmarkets.com*, Jan 2015. (Cited on page 9.)
- [12] A. Fazio, “Future directions of non-volatile memory in compute applications”, *Electron Devices Meeting (IEDM), 2009 IEEE International*, Dec 2009, pp. 1–4. (Cited on page 10.)
- [13] Huang Jin and N. Manjikian, “Embedded memory in system-on-chip design: architecture and prototype implementation”, *Electrical and Computer Engineering, 2003. IEEE CCECE 2003. Canadian Conference on*, May 2003, vol. 1, pp. 141–146 vol.1. (Cited on page 14.)
- [14] P. Pavan, R. Bez, P. Olivo and E. Zanoni, “Flash memory cells-an overview”, *Proceedings of the IEEE*, vol. 85, no. 8, pp. 1248–1271, Aug 1997. (Cited on page 15.)
- [15] L. Crippa, R. Micheloni, I. Motta and M. Sangalli, “Nonvolatile Memories: NOR vs. NAND Architectures”, *Memories in Wireless Systems*, R. Micheloni, G. Campardo and P. Olivo, Eds., Signals and Communication Technology, pp. 29–53. Springer Berlin Heidelberg, 2008. (Cited on page 18.)
- [16] J.-G. Zhu, “Magnetoresistive Random Access Memory: The Path to Competitiveness and Scalability”, *Proceedings of the IEEE*, vol. 96, no. 11, pp. 1786–1798, Nov 2008. (Cited on page 19.)
- [17] K. Ando, S. Fujita, J. Ito, S. Yuasa, Y. Suzuki, Y. Nakatani, T. Miyazaki and H. Yoda, “Spin-transfer torque magnetoresistive random-access memory technologies for normally off computing (invited)”, *Journal of Applied Physics*, vol. 115, no. 17, pp. –, 2014. (Cited on page 21.)
- [18] T.P. Ma and J.-P. Han, “Why is nonvolatile ferroelectric memory field-effect transistor still elusive?”, *Electron Device Letters, IEEE*, vol. 23, no. 7, pp. 386–388, July 2002. (Cited on page 22.)
- [19] C.F. Pulvari, “Ferroelectrics and their Memory Applications”, *Component Parts, IRE Transactions on*, vol. 3, no. 1, pp. 3–11, Mar 1956. (Cited on page 22.)
- [20] H. Akinaga and H. Shima, “Resistive Random Access Memory (ReRAM) Based on Metal Oxides”, *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2237–2251, Dec 2010. (Cited on page 24.)

- [21] L.O. Chua, “Memristor-The missing circuit element”, *Circuit Theory, IEEE Transactions on*, vol. 18, no. 5, pp. 507–519, Sep 1971. (Cited on page 24.)
- [22] D. Garbin, O. Bichler, E. Vianello, Q. Rafhay, C. Gamrat, L. Perniola, G. Ghibaudo and B. DeSalvo, “Variability-tolerant Convolutional Neural Network for Pattern Recognition applications based on OxRAM synapses”, *Electron Devices Meeting (IEDM), 2014 IEEE International*, Dec 2014, pp. 28.4.1–28.4.4. (Cited on page 24.)
- [23] H.Y. Lee, P.S. Chen, T.Y. Wu, Y.S. Chen, C.C. Wang, P.J. Tzeng, C.H. Lin, F. Chen, C.H. Lien and M.J. Tsai, “Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO₂ based RRAM”, *Electron Devices Meeting, 2008. IEDM 2008. IEEE International*, Dec 2008, pp. 1–4. (Cited on page 25.)
- [24] Shimeng Y., X. Guan and H.-S.P. Wong, “On the stochastic nature of resistive switching in metal oxide RRAM: Physical modeling, monte carlo simulation, and experimental characterization”, *Electron Devices Meeting (IEDM), 2011 IEEE International*, Dec 2011, pp. 17.3.1–17.3.4. (Cited on page 26.)
- [25] M.N. Kozicki, C. Gopalan, M. Balakrishnan, P. Mira and M. Mitkova, “Non-volatile memory based on solid electrolytes”, *Non-Volatile Memory Technology Symposium, 2004*, Nov 2004, pp. 10–17. (Cited on page 26.)
- [26] M. Kund, G. Beitel, C.-U. Pinnow, T. Rohr, J. Schumann, R. Symanczyk, K.-D. Ufert and G. Muller, “Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20nm”, *Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International*, Dec 2005, pp. 754–757. (Cited on pages 26 and 27.)
- [27] J. Guy, G. Molas, E. Vianello, F. Longnos, S. Blanc, C. Carabasse, M. Bernard, J.F. Nodin, A. Toffoli, J. Cluzel, P. Blaise, P. Dorion, O. Cueto, H. Grampeix, E. Souchier, T. Cabout, P. Brianceau, V. Balan, A. Roule, S. Maitrejean, L. Perniola and B. De Salvo, “Investigation of the physical mechanisms governing data-retention in down to 10nm nano-trench Al₂O₃/CuTeGe conductive bridge RAM (CBRAM)”, *Electron Devices Meeting (IEDM), 2013 IEEE International*, Dec 2013, pp. 30.2.1–30.2.4. (Cited on page 27.)
- [28] M. Barci, J. Guy, G. Molas, E. Vianello, A. Toffoli, J. Cluzel, A. Roule, M. Bernard, C. Sabbione, L. Perniola and B. De Salvo, “Impact of SET and RESET conditions on CBRAM high temperature data retention”, *Reliability Physics Symposium, 2014 IEEE International*, June 2014, pp. 5E.3.1–5E.3.4. (Cited on page 27.)

- [29] A.T. Waterman, “XXI. On the positive ionization from certain hot salts, together with some observations on the electrical properties of molybdenite at high temperatures”, *Philosophical Magazine Series 6*, vol. 33, no. 195, pp. 225–247, 1917. (Cited on page 28.)
- [30] A. T. Waterman, “The Electrical Conductivity of Molybdenite”, *Phys. Rev.*, vol. 21, pp. 540–549, May 1923. (Cited on page 28.)
- [31] S. R. Ovshinsky, “Reversible Electrical Switching Phenomena in Disordered Structures”, *Phys. Rev. Lett.*, vol. 21, pp. 1450–1453, Nov 1968. (Cited on page 28.)
- [32] H. Iizuka, T. Sato, F. Masuoka, K. Ohuchi, H. Hara and Y. Takeishi, “A fully-decoded 2048-bit avalanche-injection type, electrically alterable ROM”, *Electron Devices Meeting, 1972 International*, 1972, vol. 18, pp. 4–5. (Cited on page 28.)
- [33] S. Lai and T. Lowrey, “OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications”, *Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International*, Dec 2001, pp. 36.5.1–36.5.4. (Cited on pages 29 and 66.)
- [34] I. Friedrich, V. Weidenhof, W. Njoroge, P. Franz and M. Wuttig, “Structural transformations of Ge₂Sb₂Te₅ films studied by electrical resistance measurements”, *Journal of Applied Physics*, vol. 87, no. 9, pp. 4130–4134, 2000. (Cited on pages 30, 31 and 119.)
- [35] G. Navarro, N. Pashkov, M. Suri, V. Sousa, L. Perniola, S. Maitrejean, A. Persico, A. Roule, A. Toffoli, B. De Salvo, P. Zuliani and R. Annunziata, “Electrical Performances of Tellurium-Rich Ge_xTe_{1-x} Phase Change Memories”, *Memory Workshop (IMW), 2011 3rd IEEE International*, May 2011, pp. 1–4. (Cited on page 30.)
- [36] J. A. Kalb, F. Spaepen and M. Wuttig, “Kinetics of crystal nucleation in undercooled droplets of Sb- and Te-based alloys used for phase change recording”, *Journal of Applied Physics*, vol. 98, no. 5, pp. –, 2005. (Cited on pages 30 and 31.)
- [37] M. Krbal, A. V. Kolobov, P. Fons, J. Tominaga, S. R. Elliott, J. Hegedus, A. Giussani, K. Perumal, R. Calarco, T. Matsunaga, N. Yamada, K. Nitta and T. Uruga, “Crystalline GeTe-based phase-change alloys: Disorder in order”, *Phys. Rev. B*, vol. 86, pp. 045212, Jul 2012. (Cited on pages 31 and 119.)

- [38] P. Nath and K. L. Chopra, “Thermal conductivity of amorphous and crystalline Ge and GeTe films”, *Phys. Rev. B*, vol. 10, pp. 3412–3418, Oct 1974. (Cited on pages 31 and 61.)
- [39] J. Zhang, R. Huang, L. Shi, L. Wang, F. Wei, T. Kong and G. Cheng, “Bi doping modulating structure and phase-change properties of GeTe nanowires”, *Applied Physics Letters*, vol. 102, no. 6, pp. –, 2013. (Cited on page 31.)
- [40] W. Gawelda, J. Siegel, C. N. Afonso, V. Plausinaitiene, A. Abrutis and C. Wiemer, “Dynamics of laser-induced phase switching in GeTe films”, *Journal of Applied Physics*, vol. 109, no. 12, pp. –, 2011. (Cited on page 31.)
- [41] K. L. Chopra and S. K. Bahl, “Amorphous versus Crystalline GeTe Films. I. Growth and Structural Behavior”, *Journal of Applied Physics*, vol. 40, no. 10, pp. 4171–4178, 1969. (Cited on page 31.)
- [42] F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, P. Zulliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti and R. Bez, “Novel microtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications”, *VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on*, June 2004, pp. 18–19. (Cited on pages 32 and 42.)
- [43] D. Ielmini, A.L. Lacaita, A. Pirovano, F. Pellizzer and R. Bez, “Analysis of phase distribution in phase-change nonvolatile memories”, *Electron Device Letters, IEEE*, vol. 25, no. 7, pp. 507–509, July 2004. (Cited on page 32.)
- [44] A. Pirovano, A.L. Lacaita, A. Benvenuti, F. Pellizzer and R. Bez, “Electronic switching in phase-change memories”, *Electron Devices, IEEE Transactions on*, vol. 51, no. 3, pp. 452–459, March 2004. (Cited on pages 32, 66 and 68.)
- [45] H.-S.P. Wong, S. Raoux, SangBum K., Jiale L., J. P. Reifenberg, B. Rajendran, M. Asheghi and K. E. Goodson, “Phase Change Memory”, *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2201–2227, Dec 2010. (Cited on pages 32 and 61.)
- [46] D. Ielmini, D. Mantegazza, A.L. Lacaita, A. Pirovano and F. Pellizzer, “Switching and programming dynamics in phase-change memory cells”, *Solid-State Electronics*, vol. 49, no. 11, pp. 1826 – 1832, 2005, Special Issue: Papers selected from the 1st International Conference on Memory Technology and Design - ICMTD’05. (Cited on pages 33, 34 and 88.)

- [47] A. Redaelli, A. Pirovano, F. Pellizzer, A.L. Lacaita, D. Ielmini and R. Bez, “Electronic switching effect and phase-change transition in chalcogenide materials”, *Electron Device Letters, IEEE*, vol. 25, no. 10, pp. 684–686, Oct 2004. (Cited on page 33.)
- [48] D. Ielmini, “Threshold switching mechanism by high-field energy gain in the hopping transport of chalcogenide glasses”, *Phys. Rev. B*, vol. 78, pp. 035308, Jul 2008. (Cited on pages 34 and 86.)
- [49] A. V. Kolobov, P. Fons, J. Tominaga, A.I. Frenkel, A. L. Ankudinov and T. Uruga, “Local structure of Ge-Sb-Te and its modification upon the phase transition”, *Journal of Ovonic Research*, vol. 1, no. 1, pp. 21–24, Feb 2005. (Cited on page 35.)
- [50] Motoyasu Terao, Takahiro Morikawa and Takeo Ohta, “Electrical Phase-Change Memory: Fundamentals and State of the Art”, *Japanese Journal of Applied Physics*, vol. 48, no. 8R, pp. 080001, 2009. (Cited on page 35.)
- [51] Melvin Avrami, “Kinetics of Phase Change. I General Theory”, *The Journal of Chemical Physics*, vol. 7, no. 12, pp. 1103–1112, 1939. (Cited on page 36.)
- [52] Melvin Avrami, “Kinetics of Phase Change. II Transformation Time Relations for Random Distribution of Nuclei”, *The Journal of Chemical Physics*, vol. 8, no. 2, pp. 212–224, 1940. (Cited on page 36.)
- [53] Melvin Avrami, “Granulation, Phase Change, and Microstructure Kinetics of Phase Change. III”, *The Journal of Chemical Physics*, vol. 9, no. 2, pp. 177–184, 1941. (Cited on page 36.)
- [54] Guo-Fu Zhou, “Materials aspects in phase change optical recording”, *Materials Science and Engineering: A*, vol. 304-306, pp. 73 – 80, 2001, RQ10, Tenth International Conference on Rapidly Quenched and Metastable Materials. (Cited on page 36.)
- [55] V. M. Fokin, N. S. Yuritsyn and E. D. Zanotto, *Nucleation and Crystallization Kinetics in Silicate Glasses: Theory and Experiment*, pp. 74–125, Wiley-VCH Verlag GmbH and Co. KGaA, 2005. (Cited on page 36.)
- [56] P. Pauffer, “S. R. Elliott. Physics of amorphous materials. Longman Group Ltd., London, New York, 1984.”, *Crystal Research and Technology*, vol. 20, no. 9, pp. 1238–1238, 1985. (Cited on page 36.)
- [57] J. Hegedus and S. R. Elliott, “Microscopic origin of the fast crystallization ability of Ge-Sb-Te phase-change memory materials”, *Nat Mater*, vol. 7, no. 5, pp. 399–405, May 2008. (Cited on pages 37 and 38.)

- [58] A. V. Kolobov, P. Fons, A. I. Frenkel, A. L. Ankudinov, J. Tominaga and T. Uruga, “Understanding the phase-change mechanism of rewritable optical media”, *Nat Mater*, vol. 3, no. 10, pp. 703–708, 2004. (Cited on page 37.)
- [59] M. Boniardi, D. Ielmini, S. Lavizzari, A.L. Lacaita, A. Redaelli and A. Pirovano, “Statistics of Resistance Drift Due to Structural Relaxation in Phase-Change Memory Arrays”, *Electron Devices, IEEE Transactions on*, vol. 57, no. 10, pp. 2690–2696, Oct 2010. (Cited on pages 38, 39, 72 and 98.)
- [60] A. Redaelli, A. Pirovano, A. Locatelli and F. Pellizzer, “Numerical Implementation of Low Field Resistance Drift for Phase Change Memory Simulations”, *Non-Volatile Semiconductor Memory Workshop, 2008 and 2008 International Conference on Memory Technology and Design. NVSMW/ICMTD 2008. Joint*, May 2008, pp. 39–42. (Cited on page 38.)
- [61] M. Wuttig, D. Lusebrink, D. Wamwangi, W. Welnic, M. Gilleszen and R. Dronskowski, “Nat Mater”, *Electron Devices, IEEE Transactions on*, vol. 6, no. 2, pp. 122–128, Feb 2007. (Cited on page 39.)
- [62] J. Luckas, A. Piarristeguy, G. Bruns, P. Jost, S. Grothe, R. M. Schmidt, C. Longeaud and M. Wuttig, “Stoichiometry dependence of resistance drift phenomena in amorphous GeSnTe phase-change alloys”, *Journal of Applied Physics*, vol. 113, no. 2, pp. –, 2013. (Cited on pages 39 and 40.)
- [63] SangBum Kim, Byoungil Lee, M. Asheghi, F. Hurkx, J. P. Reifenberg, K. E. Goodson and H.-S.P. Wong, “Resistance and Threshold Switching Voltage Drift Behavior in Phase-Change Memory and Their Temperature Dependence at Microsecond Time Scales Studied Using a Micro-Thermal Stage”, *Electron Devices, IEEE Transactions on*, vol. 58, no. 3, pp. 584–592, March 2011. (Cited on page 39.)
- [64] M. Boniardi, A. Redaelli, A. Pirovano, I. Tortorelli, D. Ielmini and F. Pellizzer, “A physics-based model of electrical conduction decrease with time in amorphous Ge₂Sb₂Te₅”, *Journal of Applied Physics*, vol. 105, no. 8, pp. –, 2009. (Cited on pages 39 and 40.)
- [65] D. Ielmini, A.L. Lacaita and D. Mantegazza, “Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories”, *Electron Devices, IEEE Transactions on*, vol. 54, no. 2, pp. 308–315, Feb 2007. (Cited on pages 39 and 86.)
- [66] P. Junsangsri, Jie Han and F. Lombardi, “A system-level scheme for resistance drift tolerance of a multilevel phase change memory”, *Defect and Fault Toler-*

- ance in *VLSI and Nanotechnology Systems (DFT)*, 2014 *IEEE International Symposium on*, Oct 2014, pp. 63–68. (Cited on page 39.)
- [67] C. Liu and C. Yang, “Improving multilevel PCM reliability through age-aware reading and writing strategies”, *Computer Design (ICCD)*, 2014 *32nd IEEE International Conference on*, Oct 2014, pp. 264–269. (Cited on page 39.)
- [68] N. Papandreou, H. Pozidis, T. Mittelholzer, G.F. Close, M. Breitwisch, C. Lam and E. Eleftheriou, “Drift-Tolerant Multilevel Phase-Change Memory”, *Memory Workshop (IMW)*, 2011 *3rd IEEE International*, May 2011, pp. 1–4. (Cited on pages 39, 55, 72 and 97.)
- [69] J. L. M. Oosthoek, K. Attenborough, G. A. M. Hurkx, F. J. Jedema, D. J. Gravesteijn and B. J. Kooi, “Evolution of cell resistance, threshold voltage and crystallization temperature during cycling of line-cell phase-change random access memory”, *Journal of Applied Physics*, vol. 110, no. 2, pp. –, 2011. (Cited on page 40.)
- [70] M. Boniardi and D. Ielmini, “Physical origin of the resistance drift exponent in amorphous phase change materials”, *Applied Physics Letters*, vol. 98, no. 24, pp. –, 2011. (Cited on page 40.)
- [71] N. Ciocchini, M. Cassinerio, D. Fugazza and D. Ielmini, “Modeling of Threshold-Voltage Drift in Phase-Change Memory (PCM) Devices”, *Electron Devices, IEEE Transactions on*, vol. 59, no. 11, pp. 3084–3090, Nov 2012. (Cited on page 40.)
- [72] J. Li, B. Luan and C. Lam, “Resistance drift in phase change memory”, *Reliability Physics Symposium (IRPS)*, 2012 *IEEE International*, April 2012, pp. 6C.1.1–6C.1.6. (Cited on page 40.)
- [73] M.J. Kang, T.J. Park, Y.W. Kwon, D.H. Ahn, Y.S. Kang, H. Jeong, S.J. Ahn, Y.J. Song, B.C. Kim, S.W. Nam, H.K. Kang, G.T. Jeong and C.H. Chung, “PRAM cell technology and characterization in 20nm node size”, *Electron Devices Meeting (IEDM)*, 2011 *IEEE International*, Dec 2011, pp. 3.1.1–3.1.4. (Cited on page 41.)
- [74] R. Bez, P. Cappelletti, G. Servalli and A. Pirovano, “Phase Change Memories have taken the field”, *Memory Workshop (IMW)*, 2013 *5th IEEE International*, May 2013, pp. 13–16. (Cited on pages 41 and 47.)
- [75] A. Pirovano, A.L. Lacaita, A. Benvenuti, F. Pellizzer, S. Hudgens and R. Bez, “Scaling analysis of phase-change memory technology”, *Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International*, Dec 2003, pp. 29.6.1–29.6.4. (Cited on pages 42 and 45.)

- [76] A. Pirovano, F. Pellizzer, I. Tortorelli, R. Harrigan, M. Magistretti, P. Petruzza, E. Varesi, D. Erbetta, T. Marangon, F. Bedeschi, R. Fackenthal, G. Atwood and R. Bez, “Self-aligned microtrench phase-change memory cell architecture for 90nm technology and beyond”, *Solid State Device Research Conference, 2007. ESSDERC 2007. 37th European*, Sept 2007, pp. 222–225. (Cited on page 42.)
- [77] G. Servalli, “A 45nm generation Phase Change Memory technology”, *Electron Devices Meeting (IEDM), 2009 IEEE International*, Dec 2009, pp. 1–4. (Cited on pages 43 and 80.)
- [78] M. Boniardi, A. Redaelli, C. Cupeta, F. Pellizzer, L. Crespi, G. D’Arrigo, A.L. Lacaita and G. Servalli, “Optimization metrics for Phase Change Memory (PCM) cell architectures”, *Electron Devices Meeting (IEDM), 2014 IEEE International*, Dec 2014, pp. 29.1.1–29.1.4. (Cited on page 43.)
- [79] C. Bergonzoni, M. Borghi and E. Palumbo, “Reset Current Scaling in Phase-Change Memory Cells: Modeling and Experiments”, *Electron Devices, IEEE Transactions on*, vol. 59, no. 2, pp. 283–291, Feb 2012. (Cited on page 43.)
- [80] J.I. Lee, H. Park, S.L. Cho, Y.L. Park, B.J. Bae, J.H. Park, J.S. Park, H.G. An, J.S. Bae, D.H. Ahn, Y.T. Kim, H. Horii, S.A. Song, J.C. Shin, S.O. Park, H.S. Kim, U-in Chung, J.T. Moon and B.-I. Ryu, “Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation”, *VLSI Technology, 2007 IEEE Symposium on*, June 2007, pp. 102–103. (Cited on page 44.)
- [81] S.C. Lai, S. Kim, M. BrightSky, Y. Zhu, E. Joseph, R. Bruce, H.Y. Cheng, A. Ray, S. Raoux, J.Y. Wu, T.Y. Wang, N.S. Cortes, C.M. Lin, Y.Y. Lin, R. Cheek, E.K. Lai, M.H. Lee, H.L. Lung and C. Lam, “A scalable volume-confined phase change memory using physical vapor deposition”, *VLSI Technology (VLSIT), 2013 Symposium on*, June 2013, pp. T132–T133. (Cited on page 44.)
- [82] O. Mutlu, “Memory scaling: A systems architecture perspective”, *Memory Workshop (IMW), 2013 5th IEEE International*, May 2013, pp. 21–25. (Cited on page 45.)
- [83] S. Lai, “Current status of the phase change memory and its future”, *Electron Devices Meeting, 2003. IEDM ’03 Technical Digest. IEEE International*, Dec 2003, pp. 10.1.1–10.1.4. (Cited on page 46.)

- [84] S. Raoux, J. L. Jordan-Sweet and A. J. Kellock, “Crystallization properties of ultrathin phase change films”, *Journal of Applied Physics*, vol. 103, no. 11, pp. –, 2008. (Cited on page 46.)
- [85] Wei, Xiaoqian, Shi, Luping, Chong, Tow Chong, Zhao, Rong, Lee and Hock Koon, “Thickness Dependent Nano-Crystallization in Ge₂Sb₂Te₅ Films and Its Effect on Devices”, *Japanese Journal of Applied Physics*, vol. 46, no. 4S, pp. 2211, 2007. (Cited on page 46.)
- [86] D. Ielmini, S. Lavizzari, D. Sharma and A.L. Lacaita, “Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation”, *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, Dec 2007, pp. 939–942. (Cited on pages 46, 90 and 98.)
- [87] M. Salinga, E. Carria, A. Kaldenbach, M. Bornhoeft, J. Benke, J. Mayer and M. Wuttig, “Measurement of crystal growth velocity in a melt-quenched phase-change material”, *Nat Commun*, vol. 4, 2013. (Cited on page 46.)
- [88] J. Solis and C.N. Afonso, “Ultrashort-laser-pulse-driven rewritable phase-change optical recording in Sb-based films”, *Applied Physics A*, vol. 76, no. 3, pp. 331–338, 2003. (Cited on page 46.)
- [89] Atwood R., “The evolution of phase-change memory”, *EETimes, web journal*, 2010. (Cited on page 47.)
- [90] Yole Developpement, “Resistive Memory Patent Landscape”, 2014. (Cited on page 48.)
- [91] Y. Fukuzumi, Y. Matsuoka, M. Kito, M. Kido, M. Sato, H. Tanaka, Y. Nagata, Y. Iwata, H. Aochi and A. Nitayama, “Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory”, *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, Dec 2007, pp. 449–452. (Cited on page 49.)
- [92] T. Nirschl, J.B. Philipp, T.D. Happ, G.W. Burr, B. Rajendran, M.H. Lee, A. Schrott, M. Yang, M. Breitwisch, C.F. Chen, E. Joseph, M. Lamorey, R. Cheek, S.-H. Chen, S. Zaidi, S. Raoux, Y.C. Chen, Y. Zhu, R. Bergmann, H.L. Lung and C. Lam, “Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory”, *Electron Devices Meeting, 2007. IEDM 2007. IEEE International*, Dec 2007, pp. 461–464. (Cited on pages 49 and 119.)
- [93] R.F. Freitas and W.W. Wilcke, “Storage-class memory: The next storage system technology”, *IBM Journal of Research and Development*, vol. 52, no. 4.5, pp. 439–447, July 2008. (Cited on page 50.)

- [94] C.H. Lam, “Storage Class Memory”, *Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on*, Nov 2010, pp. 1080–1083. (Cited on page 50.)
- [95] D. Kuzum, R. G. D. Jeyasingh, B. Lee and H.-S. P. Wong, “Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing”, *Nano Letters*, vol. 12, no. 5, pp. 2179–2186, 2012, PMID: 21668029. (Cited on page 51.)
- [96] F. Clermidy, R. Heliot, A. Valentian, C. Gamrat, O. Bichler, M. Duranton, B. Blehadj and O. Temam, “Advanced technologies for brain-inspired computing”, *Design Automation Conference (ASP-DAC), 2014 19th Asia and South Pacific*, Jan 2014, pp. 563–569. (Cited on page 52.)
- [97] O.r Bichler, M. Suri, D. Querlioz, D. Vuillaume, B. DeSalvo and C. Gamrat, “Visual Pattern Extraction Using Energy-Efficient "2-PCM Synapse" Neuro-morphic Architecture”, *Electron Devices, IEEE Transactions on*, vol. 59, no. 8, pp. 2206–2214, Aug 2012. (Cited on page 52.)
- [98] D. Garbin, M. Suri, O. Bichler, D. Querlioz, C. Gamrat and B. DeSalvo, “Probabilistic neuromorphic system using binary phase-change memory (PCM) synapses: Detailed power consumption analysis”, *Nanotechnology (IEEE-NANO), 2013 13th IEEE Conference on*, Aug 2013, pp. 91–94. (Cited on page 52.)
- [99] N. Papandreou, A. Pantazi, A. Sebastian, M. Breitwisch, C. Lam, H. Pozidis and E. Eleftheriou, “Multilevel phase-change memory”, *Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on*, Dec 2010, pp. 1017–1020. (Cited on pages 53, 54 and 72.)
- [100] D-H. Kang, J.-H. Lee, J.H. Kong, D. Ha, J. Yu, C.Y. Um, J.H. Park, F. Yeung, J.H. Kim, W.I. Park, Y.J. Jeon, M.K. Lee, J.H. Park, Y.J. Song, J.H. Oh, H.S. Jeong and H.S. Jeong, “Two-bit cell operation in diode-switch phase change memory cells with 90nm technology”, *VLSI Technology, 2008 Symposium on*, June 2008, pp. 98–99. (Cited on pages 53 and 54.)
- [101] N. Papandreou, A. Sebastian, A. Pantazi, M. Breitwisch, C. Lam, H. Pozidis and E. Eleftheriou, “Drift-resilient cell-state metric for multilevel phase-change memory”, *Electron Devices Meeting (IEDM), 2011 IEEE International*, Dec 2011, pp. 3.5.1–3.5.4. (Cited on page 55.)
- [102] U. Russo, D. Ielmini, A. Redaelli and A.L. Lacaita, “Modeling of Programming and Read Performance in Phase-Change Memories – Part I: Cell Optimization

- and Scaling”, *Electron Devices, IEEE Transactions on*, vol. 55, no. 2, pp. 506–514, Feb 2008. (Cited on page 60.)
- [103] Jeung-hyun Jeong, Hyung-Woo Ahn, Suyoun Lee, Won Mok Kim, Jae-Geun Ha and Byung-ki Cheong, “Analysis and improvement of interfacial adhesion of growth-dominant Ge-doped SbTe phase change materials”, *Applied Physics Letters*, vol. 94, no. 1, pp. –, 2009. (Cited on page 61.)
- [104] K.N. Chen, L. Krusin-Elbaum, C. Cabral, C. Lavoie, J. Sun and S. Rosnagel, “Thermal stress evaluation of a PCRAM material Ge₂Sb₂Te₅”, *Non-Volatile Semiconductor Memory Workshop, 2006. IEEE NVSMW 2006. 21st*, Feb 2006, pp. 97–98. (Cited on page 61.)
- [105] Kinam Kim and Su Jin Ahn, “Reliability investigations for manufacturable high density PRAM”, *Reliability Physics Symposium, 2005. Proceedings. 43rd Annual. 2005 IEEE International*, April 2005, pp. 157–162. (Cited on page 66.)
- [106] B. Gleixner, A. Pirovano, J. Sarkar, F. Ottogalli, E. Tortorelli, M. Tosi and R. Bez, “Data Retention Characterization of Phase-Change Memory Arrays”, *Reliability physics symposium, 2007. proceedings. 45th annual. ieee international*, April 2007, pp. 542–546. (Cited on pages 66 and 71.)
- [107] R. Bez, E. Camerlenghi, A. Modelli and A. Visconti, “Introduction to flash memory”, *Proceedings of the IEEE*, vol. 91, no. 4, pp. 489–502, April 2003. (Cited on page 68.)
- [108] Joy Sarkar and Bob Gleixner, “Evolution of phase change memory characteristics with operating cycles: Electrical characterization and physical modeling”, *Applied Physics Letters*, vol. 91, no. 23, pp. –, 2007. (Cited on page 68.)
- [109] Sung-Hoon Hong and Heon Lee, “Failure Analysis of Ge₂Sb₂Te₅ Based Phase Change Memory”, *Japanese Journal of Applied Physics*, vol. 47, no. 5R, pp. 3372, 2008. (Cited on page 68.)
- [110] A. Padilla, G. W. Burr, C. T. Rettner, T. Topuria, P. M. Rice, B. Jackson, K. Virwani, A. J. Kellock, D. Dupouy, A. Debunne, R. M. Shelby, K. Gopalakrishnan, R. S. Shenoy and B. N. Kurdi, “Voltage polarity effects in Ge₂Sb₂Te₅-based phase change memory devices”, *Journal of Applied Physics*, vol. 110, no. 5, pp. –, 2011. (Cited on page 69.)
- [111] S. Lavizzari, D. Sharma and D. Ielmini, “Threshold-Switching Delay Controlled by 1/f Current Fluctuations in Phase-Change Memory Devices”, *Electron Devices, IEEE Transactions on*, vol. 57, no. 5, pp. 1047–1054, May 2010. (Cited on page 69.)

- [112] I. V. Karpov, M. Mitra, D. Kau, G. Spadini, Y. A. Kryukov and V. G. Karpov, “Evidence of field induced nucleation in phase change memory”, *Applied Physics Letters*, vol. 92, no. 17, pp. –, 2008. (Cited on page 69.)
- [113] V. G. Karpov, Y. A. Kryukov, M. Mitra and I. V. Karpov, “Crystal nucleation in glasses of phase change memory”, *Journal of Applied Physics*, vol. 104, no. 5, pp. –, 2008. (Cited on page 70.)
- [114] I. Karpov, S. Savransky and V. Karpov, “Mechanism of Threshold Switching in Chalcogenide Phase Change Memory Devices”, *Non-Volatile Semiconductor Memory Workshop, 2007 22nd IEEE*, Aug 2007, pp. 56–57. (Cited on page 70.)
- [115] Suyoun Lee, Doo Seok Jeong, Jeung-hyun Jeong, Wu Zhe, Young-Wook Park, Hyung-Woo Ahn and Byung-ki Cheong, “A study on the temperature dependence of the threshold switching characteristics of Ge₂Sb₂Te₅”, *Applied Physics Letters*, vol. 96, no. 2, pp. –, 2010. (Cited on page 70.)
- [116] A. Redaelli, D. Ielmini, A.L. Lacaita, F. Pellizzer, A. Pirovano and R. Bez, “Impact of crystallization statistics on data retention for phase change memories”, *Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International*, Dec 2005, pp. 742–745. (Cited on page 70.)
- [117] U. Russo, D. Ielmini and A.L. Lacaita, “Analytical Modeling of Chalcogenide Crystallization for PCM Data-Retention Extrapolation”, *Electron Devices, IEEE Transactions on*, vol. 54, no. 10, pp. 2769–2777, Oct 2007. (Cited on page 70.)
- [118] B. Gleixner, F. Pellizzer and R. Bez, “Reliability characterization of Phase Change Memory”, *Non-Volatile Memory Technology Symposium (NVMTS), 2009 10th Annual*, Oct 2009, pp. 7–11. (Cited on page 72.)
- [119] Q. Hubert, C. Jahan, A. Toffoli, G. Navarro, S. Chandrashekar, P. Noe, D. Blachier, V. Sousa, L. Perniola, J.-F. Nodin, A. Persico, R. Kies, S. Maitrejean, A. Roule, E. Henaff, M. Tessaire, P. Zuliani, R. Annunziata, G. Pananakakis, G. Reibold and B. De Salvo, “Lowering the Reset Current and Power Consumption of Phase-Change Memories with Carbon-Doped Ge₂Sb₂Te₅”, *Memory Workshop (IMW), 2012 4th IEEE International*, May 2012, pp. 1–4. (Cited on pages 72, 76 and 77.)
- [120] G. W. Burr, M. J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L. A. Lastras, A. Padilla et al., “Phase change memory technology”, *Journal of Vacuum Science & Technology B*, vol. 28, no. 2, pp. 223–262, 2010. (Cited on pages 73 and 88.)

- [121] H. Horii, J.H. Yi, J.H. Park, Y.H. Ha, I.G. Baek, S.O. Park, Y.N. Hwang, S.H. Lee, Y.T. Kim, K.H. Lee, U-In Chung and J.T. Moon, "A novel cell technology using N-doped GeSbTe films for phase change RAM", *VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on*, June 2003, pp. 177–178. (Cited on page 73.)
- [122] Robert M. Shelby and Simone Raoux, "Crystallization dynamics of nitrogen-doped Ge₂Sb₂Te₅", *Journal of Applied Physics*, vol. 105, no. 10, pp. –, 2009. (Cited on page 74.)
- [123] Lina Wei-Wei Fang, Rong Zhao, Minghua Li, Kian-Guan Lim, Luping Shi, Tow-Chong Chong and Yee-Chia Yeo, "Dependence of the properties of phase change random access memory on nitrogen doping concentration in Ge₂Sb₂Te₅", *Journal of Applied Physics*, vol. 107, no. 10, pp. –, 2010. (Cited on page 74.)
- [124] S. Privitera, E. Rimini and R. Zonca, "Amorphous-to-crystal transition of nitrogen- and oxygen-doped Ge₂Sb₂Te₅ films studied by in situ resistance measurements", *Applied Physics Letters*, vol. 85, no. 15, pp. 3044–3046, 2004. (Cited on page 75.)
- [125] G. Navarro, A. Persico, E. Henaff, F. Aussenac, P. Noe, C. Jahan, L. Perniola, V. Sousa, E. Vianello and B. De Salvo, "Electrical performances of SiO₂-doped GeTe for phase-change memory applications", *Reliability Physics Symposium (IRPS), 2013 IEEE International*, April 2013, pp. MY.9.1–MY.9.5. (Cited on page 75.)
- [126] Eunae Cho, Yong Youn and Seungwu Han, "Enhanced amorphous stability of carbon-doped Ge₂Sb₂Te₅: Ab Initio investigation", *Applied Physics Letters*, vol. 99, no. 18, pp. –, 2011. (Cited on pages 75, 76 and 78.)
- [127] Xilin Zhou, Liangcai Wu, Zhitang Song, Feng Rao, Min Zhu, Cheng Peng, Dongning Yao, Sannian Song, Bo Liu and Songlin Feng, "Carbon-doped Ge₂Sb₂Te₅ phase change material: A candidate for high-density phase change memory application", *Applied Physics Letters*, vol. 101, no. 14, pp. –, 2012. (Cited on pages 76 and 77.)
- [128] Q. Hubert, C. Jahan, A. Toffoli, G. Navarro, S. Chandrashekar, P. Noe, V. Sousa, L. Perniola, J.-F. Nodin, A. Persico, S. Maitrejean, A. Roule, E. Henaff, M. Tessaire, P. Zuliani, R. Annunziata, G. Reimbold, G. Pananakakis and B. De Salvo, "Carbon-doped Ge₂Sb₂Te₅ phase-change memory devices featuring reduced RESET current and power consumption", *Solid-State Device Research Conference (ESSDERC), 2012 Proceedings of the European*, Sept 2012, pp. 286–289. (Cited on pages 76, 77 and 78.)

- [129] H.L. Lung, M. Breitwisch, J.Y. Wu, Pei-Ying Du, Y. Zhu, M.H. Lee, Y.H. Shih, E.K. Lai, R. Dasaka, T.Y. Wang, C.F. Chen, R. Cheek, A. Schrott, E. Joseph, H.Y. Cheng, S. Raoux and C. Lam, “A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems”, *VLSI Technology (VLSIT), 2011 Symposium on*, June 2011, pp. 98–99. (Cited on page 78.)
- [130] L. Perniola, P. Noe, Q. Hubert, S. Souiki, G. Ghezzi, G. Navarro, A. Cabrini, A. Persico, V. Delaye, D. Blachier, J.-P. Barnes, E. Henaff, M. Tessaire, E. Souchier, A. Roule, F. Fillot, J. Ferrand, A. Fargeix, F. Hippert, J.-Y. Raty, C. Jahan, V. Sousa, G. Torelli, S. Maitrejean, B. De Salvo and G. Reimbold, “Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow”, *Electron Devices Meeting (IEDM), 2012 IEEE International*, Dec 2012, pp. 18.7.1–18.7.4. (Cited on pages 78 and 87.)
- [131] H.Y. Cheng, T.H. Hsu, S. Raoux, J.Y. Wu, P.Y. Du, M. Breitwisch, Y. Zhu, E.K. Lai, E. Joseph, S. Mittal, R. Cheek, A. Schrott, S.C. Lai, H.L. Lung and C. Lam, “A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material”, *Electron Devices Meeting (IEDM), 2011 IEEE International*, Dec 2011, pp. 3.4.1–3.4.4. (Cited on pages 78 and 97.)
- [132] P. Zuliani, E. Varesi, E. Palumbo, M. Borghi, I. Tortorelli, D. Erbetta, G. Dalla Libera, N. Pessina, A. Gandolfo, C. Prelini, L. Ravazzi and R. Annunziata, “Overcoming Temperature Limitations in Phase Change Memories With Optimized GexSbyTez”, *Electron Devices, IEEE Transactions on*, vol. 60, no. 12, pp. 4020–4026, Dec 2013. (Cited on pages 78, 79 and 81.)
- [133] Jing Li, Binqun Luan, T.H. Hsu, Y. Zhu, G. Martyna, D. Newns, H.Y. Cheng, S. Raoux, H.L. Lung and C. Lam, “Explore physical origins of resistance drift in phase change memory and its implication for drift-insensitive materials”, *Electron Devices Meeting (IEDM), 2011 IEEE International*, Dec 2011, pp. 12.5.1–12.5.4. (Cited on pages 78, 85 and 86.)
- [134] S. Kostylev and T. Lowrey, “Drift of programmed resistance in electrical phase change memory devices”, *European Phase Change and Ovonic Symposium*, Sep 2008, pp. 1–8. (Cited on page 86.)
- [135] F. Bedeschi, C. Boffino, E. Bonizzoni, C. Resta and G. Torelli, “Staircase down SET programming approach for phase change memories”, *Microelectronics Journal*, vol. 38, no. 10, pp. 1064 – 1069, 2007. (Cited on pages 86 and 97.)
- [136] G. Navarro, M. Coue, A. Kioulosoglou, P. Noe, F. Fillot, V. Delaye, A. Persico, A. Roule, M. Bernard, C. Sabbione, D. Blachier, V. Sousa, L. Perniola,

- S. Maitrejean, A. Cabrini, G. Torelli, P. Zuliani, R. Annunziata, E. Palumbo, M. Borghi, G. Reimbold and B. De Salvo, “Trade-off between SET and data retention performance thanks to innovative materials for phase-change memory”, *Electron Devices Meeting (IEDM), 2013 IEEE International*, Dec 2013, pp. 21.5.1–21.5.4. (Cited on pages 86 and 87.)
- [137] Q. Hu, S. Rohani, D.X. Wang and A. Jutan, “Optimal control of a batch cooling seeded crystallizer”, *Powder Technology*, vol. 156, no. 2 - 3, pp. 170 – 176, 2005. (Cited on page 107.)
- [138] H. Pozidis, N. Papandreou, A. Sebastian, T. Mittelholzer, M. BrightSky, C. Lam and E. Eleftheriou, “A Framework for Reliability Assessment in Multilevel Phase-Change Memory”, *Memory Workshop (IMW), 2012 4th IEEE International*, May 2012, pp. 1–4. (Cited on page 119.)
- [139] F. Bedeschi, R. Fackenthal, C. Resta, E.M. Donze, M. Jagasivamani, E. Buda F. Pellizzer, D. Chow, A. Cabrini, G. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi and G. Casagrande, “A Multi-Level-Cell Bipolar-Selected Phase-Change Memory”, *Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International*, Feb 2008, pp. 428–625. (Cited on page 119.)
- [140] S. Kim, N. Sosa, M. BrightSky, D. Mori, W. Kim, Y. Zhu, K. Suu and C. Lam, “A phase change memory cell with metallic surfactant layer as a resistance drift stabilizer”, *Electron Devices Meeting (IEDM), 2013 IEEE International*, Dec 2013, pp. 30.7.1–30.7.4. (Cited on page 126.)